llvm/test/CodeGen/MIR/X86/register-operand-class-invalid1.mir


1
2
3
4
5
6
7
8
9
10
11
12
13
14

# RUN: not llc -o /dev/null %s -march=x86-64 -run-pass none 2>&1 | FileCheck %s
# This test ensures that an error is reported for specifying the register class
# of a physical register.
--- |
  define void @t() { ret void }
...
---
name: t
body: |
  bb.0:
    %0 : gr32 = COPY $rdx
    ; CHECK: [[@LINE+1]]:24: conflicting register classes, previously: GR32
    NOOP implicit %0 : gr32_abcd
...