summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/MIR/X86/missing-implicit-operand.mir
blob: 4d2cd03f4a3dd6132f22cb114dc75a101dfa39a2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
# RUN: not llc -march=x86-64 -start-after branch-folder -stop-after branch-folder -o /dev/null %s 2>&1 | FileCheck %s
# This test ensures that the MIR parser reports an error when an instruction
# is missing one of its implicit register operands.

--- |

  define i32 @foo(i32* %p) {
  entry:
    %a = load i32, i32* %p
    %0 = icmp sle i32 %a, 10
    br i1 %0, label %less, label %exit

  less:
    ret i32 0

  exit:
    ret i32 %a
  }


...
---
name:            foo
body:
 - id:              0
   name:            entry
   instructions:
     - '%eax = MOV32rm %rdi, 1, _, 0, _'
     - 'CMP32ri8 %eax, 10, implicit-def %eflags'
# CHECK: [[@LINE+1]]:24: missing implicit register operand 'implicit %eflags'
     - 'JG_1 %bb.2.exit'
 - id:              1
   name:            less
   instructions:
     - '%eax = MOV32r0 implicit-def %eflags'
 - id:              2
   name:            exit
   instructions:
     - 'RETQ %eax'
...
OpenPOWER on IntegriCloud