llvm/test/CodeGen/MIR/X86/expected-named-register-livein.mir


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20

# RUN: not llc -march=x86-64 -run-pass none -o /dev/null %s 2>&1 | FileCheck %s

--- |

  define i32 @test(i32 %a) {
  body:
    ret i32 %a
  }

...
---
name:            test
body: |
  bb.0.body:
    ; CHECK: [[@LINE+1]]:14: expected a named register
    liveins: %0

    %eax = COPY %edi
    RETQ %eax
...