blob: e6f8efaf008dac6bc64edcd18b6c8508ca4650aa (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
|
; RUN: llc -march=hexagon < %s | FileCheck %s
@d = external global <16 x i32>
; CHECK-LABEL: test18:
; CHECK: v{{[0-9]+}}.uw = vcl0(v{{[0-9]+}}.uw)
define void @test18(<16 x i32> %a) #0 {
entry:
%0 = tail call <16 x i32> @llvm.hexagon.V6.vcl0w(<16 x i32> %a)
store <16 x i32> %0, <16 x i32>* @d, align 64
ret void
}
; CHECK-LABEL: test19:
; CHECK: v{{[0-9]+}}.h = vpopcount(v{{[0-9]+}}.h)
define void @test19(<16 x i32> %a) #0 {
entry:
%0 = tail call <16 x i32> @llvm.hexagon.V6.vpopcounth(<16 x i32> %a)
store <16 x i32> %0, <16 x i32>* @d, align 64
ret void
}
; CHECK-LABEL: test20:
; CHECK: v{{[0-9]+}}.uh = vcl0(v{{[0-9]+}}.uh)
define void @test20(<16 x i32> %a) #0 {
entry:
%0 = tail call <16 x i32> @llvm.hexagon.V6.vcl0h(<16 x i32> %a)
store <16 x i32> %0, <16 x i32>* @d, align 64
ret void
}
; CHECK-LABEL: test21:
; CHECK: v{{[0-9]+}}.w = vnormamt(v{{[0-9]+}}.w)
define void @test21(<16 x i32> %a) #0 {
entry:
%0 = tail call <16 x i32> @llvm.hexagon.V6.vnormamtw(<16 x i32> %a)
store <16 x i32> %0, <16 x i32>* @d, align 64
ret void
}
; CHECK-LABEL: test22:
; CHECK: v{{[0-9]+}}.h = vnormamt(v{{[0-9]+}}.h)
define void @test22(<16 x i32> %a) #0 {
entry:
%0 = tail call <16 x i32> @llvm.hexagon.V6.vnormamth(<16 x i32> %a)
store <16 x i32> %0, <16 x i32>* @d, align 64
ret void
}
declare <16 x i32> @llvm.hexagon.V6.vcl0w(<16 x i32>) #0
declare <16 x i32> @llvm.hexagon.V6.vpopcounth(<16 x i32>) #0
declare <16 x i32> @llvm.hexagon.V6.vcl0h(<16 x i32>) #0
declare <16 x i32> @llvm.hexagon.V6.vnormamtw(<16 x i32>) #0
declare <16 x i32> @llvm.hexagon.V6.vnormamth(<16 x i32>) #0
attributes #0 = { nounwind readnone "target-cpu"="hexagonv60" "target-features"="+hvxv60,+hvx-length64b" }
|
