blob: 16d4a5e4484d2980a70afafbbcbb8b9994b32e01 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
|
; RUN: llc -march=hexagon < %s | FileCheck %s
; Make sure we don't generate zxtb to transfer a predicate register into
; a general purpose register.
; CHECK: r0 = p0
; CHECK-NOT: zxtb(p
target triple = "hexagon"
; Function Attrs: nounwind
define i32 @fred() local_unnamed_addr #0 {
entry:
%0 = tail call i32 @llvm.hexagon.C4.and.and(i32 undef, i32 undef, i32 undef)
ret i32 %0
}
declare i32 @llvm.hexagon.C4.and.and(i32, i32, i32) #1
attributes #0 = { nounwind "target-cpu"="hexagonv5" }
attributes #1 = { nounwind readnone }
|
