1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
|
; RUN: llc < %s -march=avr -mcpu=avr5 | FileCheck %s
; The original reason for this failure is that the BranchFolderPass disables liveness
; tracking unless you override the trackLivenessAfterRegAlloc function and return true.
; This probably should be the default because all main targets do this (maybe some gpu targets don't).
; More info can be found at https://github.com/avr-rust/rust/issues/99.
%struct.quux = type { [0 x i8], i64, [0 x i8], i64, [0 x i8], i64, [0 x i8], i64, [0 x i8] }
%struct.foo = type { [0 x i8], %struct.blam, [0 x i8], i32, [0 x i8], i32, [0 x i8], i8, [0 x i8], %struct.blam.0, [0 x i8], %struct.blam.0, [0 x i8] }
%struct.blam = type {}
%struct.blam.0 = type { [0 x i8], i8, [2 x i8] }
%struct.quux.1 = type { [0 x i8], %struct.wombat, [0 x i8], i64, [0 x i8], i64, [0 x i8], i16, [0 x i8], %struct.quux, [0 x i8], i64, [0 x i8], i16, [0 x i8] }
%struct.wombat = type {}
declare zeroext i1 @zot(%struct.quux*, %struct.foo*)
declare void @wibble(i16, i16)
; CHECK-LABEL: main
define zeroext i1 @main(%struct.quux.1* %arg, %struct.foo* %arg62) {
bb:
%tmp63 = alloca [128 x i8], align 1
%tmp = getelementptr inbounds %struct.quux.1, %struct.quux.1* %arg, i16 0, i32 5
%tmp64 = getelementptr inbounds %struct.quux.1, %struct.quux.1* %arg, i16 0, i32 13
%tmp65 = bitcast %struct.foo* %arg62 to i32*
%tmp66 = icmp eq i32 undef, 0
br i1 undef, label %bb92, label %bb67
bb67:
br i1 %tmp66, label %bb83, label %bb68
bb68:
%tmp69 = load i64, i64* null, align 1
br label %bb70
bb70:
%tmp71 = phi i16 [ 128, %bb68 ], [ %tmp79, %bb70 ]
%tmp72 = phi i64 [ %tmp69, %bb68 ], [ %tmp74, %bb70 ]
%tmp73 = getelementptr inbounds i8, i8* null, i16 -1
%tmp74 = lshr i64 %tmp72, 4
%tmp75 = trunc i64 %tmp72 to i8
%tmp76 = and i8 %tmp75, 15
%tmp77 = add nuw nsw i8 %tmp76, 87
%tmp78 = select i1 undef, i8 undef, i8 %tmp77
store i8 %tmp78, i8* %tmp73, align 1
%tmp79 = add nsw i16 %tmp71, -1
%tmp80 = icmp eq i8* %tmp73, null
%tmp81 = or i1 undef, %tmp80
br i1 %tmp81, label %bb82, label %bb70
bb82:
call void @wibble(i16 %tmp79, i16 128)
unreachable
bb83:
%tmp84 = icmp eq i32 undef, 0
%tmp85 = load i64, i64* null, align 1
br i1 %tmp84, label %bb87, label %bb86
bb86:
unreachable
bb87:
br label %bb88
bb88:
%tmp89 = phi i64 [ %tmp90, %bb88 ], [ %tmp85, %bb87 ]
%tmp90 = udiv i64 %tmp89, 10000
%tmp91 = icmp ugt i64 %tmp89, 99999999
br label %bb88
bb92:
br label %bb93
bb93:
br i1 undef, label %bb95, label %bb94
bb94:
unreachable
bb95:
br label %bb96
bb96:
%tmp97 = phi i64 [ %tmp98, %bb96 ], [ undef, %bb95 ]
%tmp98 = udiv i64 %tmp97, 10000
%tmp99 = icmp ugt i64 %tmp97, 99999999
br i1 %tmp99, label %bb96, label %bb100
bb100:
br label %bb101
bb101:
%tmp102 = and i32 undef, 16
%tmp103 = icmp eq i32 %tmp102, 0
br i1 undef, label %bb130, label %bb104
bb104:
br i1 %tmp103, label %bb117, label %bb105
bb105:
br label %bb106
bb106:
%tmp107 = phi i16 [ 128, %bb105 ], [ %tmp113, %bb106 ]
%tmp108 = phi i64 [ undef, %bb105 ], [ %tmp111, %bb106 ]
%tmp109 = phi i8* [ undef, %bb105 ], [ %tmp110, %bb106 ]
%tmp110 = getelementptr inbounds i8, i8* %tmp109, i16 -1
%tmp111 = lshr i64 %tmp108, 4
%tmp112 = trunc i64 %tmp108 to i8
%tmp113 = add nsw i16 %tmp107, -1
%tmp114 = icmp eq i8* %tmp110, null
%tmp115 = or i1 undef, %tmp114
br i1 %tmp115, label %bb116, label %bb106
bb116:
call void @wibble(i16 %tmp113, i16 128)
unreachable
bb117:
%tmp118 = load i64, i64* %tmp, align 1
br i1 undef, label %bb120, label %bb119
bb119:
unreachable
bb120:
%tmp121 = icmp ugt i64 %tmp118, 9999
br i1 %tmp121, label %bb122, label %bb127
bb122:
br label %bb123
bb123:
%tmp124 = phi i64 [ %tmp125, %bb123 ], [ %tmp118, %bb122 ]
%tmp125 = udiv i64 %tmp124, 10000
%tmp126 = icmp ugt i64 %tmp124, 99999999
br label %bb123
bb127:
%tmp128 = load i32, i32* %tmp65, align 1
%tmp129 = icmp eq i32 undef, 0
br label %bb162
bb130:
br i1 %tmp103, label %bb142, label %bb131
bb131:
br label %bb132
bb132:
%tmp133 = phi i64 [ undef, %bb131 ], [ %tmp134, %bb132 ]
%tmp134 = lshr i64 %tmp133, 4
%tmp135 = trunc i64 %tmp133 to i8
%tmp136 = and i8 %tmp135, 15
%tmp137 = add nuw nsw i8 %tmp136, 87
%tmp138 = select i1 undef, i8 undef, i8 %tmp137
store i8 %tmp138, i8* undef, align 1
%tmp139 = icmp eq i8* undef, null
%tmp140 = or i1 undef, %tmp139
br i1 %tmp140, label %bb141, label %bb132
bb141:
unreachable
bb142:
%tmp143 = icmp eq i32 undef, 0
%tmp144 = load i64, i64* %tmp, align 1
br i1 %tmp143, label %bb156, label %bb145
bb145:
br label %bb146
bb146:
%tmp147 = phi i16 [ 128, %bb145 ], [ %tmp151, %bb146 ]
%tmp148 = phi i64 [ %tmp144, %bb145 ], [ %tmp150, %bb146 ]
%tmp149 = getelementptr inbounds i8, i8* null, i16 -1
%tmp150 = lshr i64 %tmp148, 4
%tmp151 = add nsw i16 %tmp147, -1
%tmp152 = icmp eq i64 %tmp150, 0
%tmp153 = icmp eq i8* %tmp149, null
%tmp154 = or i1 %tmp152, %tmp153
br i1 %tmp154, label %bb155, label %bb146
bb155:
call void @wibble(i16 %tmp151, i16 128)
unreachable
bb156:
br label %bb157
bb157:
%tmp158 = phi i64 [ %tmp159, %bb157 ], [ %tmp144, %bb156 ]
%tmp159 = udiv i64 %tmp158, 10000
%tmp160 = icmp ugt i64 %tmp158, 99999999
br i1 %tmp160, label %bb157, label %bb161
bb161:
unreachable
bb162:
br i1 %tmp129, label %bb164, label %bb163
bb163:
unreachable
bb164:
%tmp165 = and i32 %tmp128, 32
%tmp166 = icmp eq i32 %tmp165, 0
br i1 %tmp166, label %bb169, label %bb167
bb167:
br label %bb168
bb168:
br label %bb168
bb169:
br label %bb170
bb170:
br i1 undef, label %bb172, label %bb171
bb171:
store i32 0, i32* undef, align 1
call void @llvm.memcpy.p0i8.p0i8.i16(i8* align 1 undef, i8* align 1 null, i16 3, i1 false)
call void @llvm.memcpy.p0i8.p0i8.i16(i8* align 1 undef, i8* align 1 null, i16 3, i1 false)
br label %bb214
bb172:
%tmp173 = call zeroext i1 @zot(%struct.quux* noalias nonnull readonly dereferenceable(32) undef, %struct.foo* nonnull dereferenceable(15) %arg62)
br i1 %tmp173, label %bb214, label %bb174
bb174:
%tmp175 = load i32, i32* %tmp65, align 1
%tmp176 = icmp eq i32 undef, 0
br label %bb177
bb177:
br i1 %tmp176, label %bb190, label %bb178
bb178:
%tmp179 = getelementptr inbounds [128 x i8], [128 x i8]* %tmp63, i16 0, i16 0
br label %bb180
bb180:
%tmp181 = phi i64 [ 0, %bb178 ], [ %tmp182, %bb180 ]
%tmp182 = lshr i64 %tmp181, 4
%tmp183 = trunc i64 %tmp181 to i8
%tmp184 = and i8 %tmp183, 15
%tmp185 = add nuw nsw i8 %tmp184, 87
%tmp186 = select i1 false, i8 0, i8 %tmp185
store i8 %tmp186, i8* null, align 1
%tmp187 = icmp eq i8* null, %tmp179
%tmp188 = or i1 undef, %tmp187
br i1 %tmp188, label %bb189, label %bb180
bb189:
call void @wibble(i16 0, i16 128)
unreachable
bb190:
%tmp191 = and i32 %tmp175, 32
%tmp192 = icmp eq i32 %tmp191, 0
br i1 %tmp192, label %bb201, label %bb193
bb193:
br label %bb194
bb194:
%tmp195 = phi i64 [ 0, %bb193 ], [ %tmp196, %bb194 ]
%tmp196 = lshr i64 %tmp195, 4
%tmp197 = add nsw i16 0, -1
%tmp198 = icmp eq i64 %tmp196, 0
%tmp199 = or i1 %tmp198, undef
br i1 %tmp199, label %bb200, label %bb194
bb200:
call void @wibble(i16 %tmp197, i16 128)
unreachable
bb201:
br i1 undef, label %bb202, label %bb207
bb202:
br label %bb203
bb203:
%tmp204 = phi i64 [ %tmp205, %bb203 ], [ 0, %bb202 ]
%tmp205 = udiv i64 %tmp204, 10000
%tmp206 = icmp ugt i64 %tmp204, 99999999
br i1 %tmp206, label %bb203, label %bb207
bb207:
br label %bb208
bb208:
store i16* %tmp64, i16** undef, align 1
%tmp209 = load i32, i32* %tmp65, align 1
%tmp210 = icmp eq i32 undef, 0
%tmp211 = and i32 %tmp209, 16
%tmp212 = icmp eq i32 %tmp211, 0
br i1 %tmp210, label %bb215, label %bb213
bb213:
unreachable
bb214:
br label %bb221
bb215:
br i1 %tmp212, label %bb220, label %bb216
bb216:
br label %bb217
bb217:
br i1 undef, label %bb218, label %bb219
bb218:
unreachable
bb219:
br label %bb221
bb220:
unreachable
bb221:
store %struct.quux.1* %arg, %struct.quux.1** undef, align 1
ret i1 undef
}
declare void @llvm.memcpy.p0i8.p0i8.i16(i8* nocapture writeonly, i8* nocapture readonly, i16, i1)
|
