blob: f31474f6655819791e8b9a5ca4a4ae43b2c62180 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
|
; REQUIRES: asserts
; RUN: llc < %s -mtriple=armv8r-eabi -mcpu=cortex-a57 -misched-postra -enable-misched -verify-misched -debug-only=machine-scheduler -o - 2>&1 > /dev/null | FileCheck %s
; CHECK: ********** MI Scheduling **********
; We need second, post-ra scheduling to have VSTM instruction combined from single-stores
; CHECK: ********** MI Scheduling **********
; CHECK: schedule starting
; CHECK: VSTMDIA
; CHECK: rdefs left
; CHECK-NEXT: Latency : 2
%bigVec = type [2 x double]
@var = global %bigVec zeroinitializer
define void @bar(%bigVec* %ptr) {
%tmp = load %bigVec, %bigVec* %ptr
store %bigVec %tmp, %bigVec* @var
ret void
}
|
