llvm/test/CodeGen/AMDGPU/llvm.amdgcn.buffer.wbinvl1.sc.ll


1
2
3
4
5
6
7
8
9
10
11
12
13
14

; RUN: llc -march=amdgcn -mcpu=tahiti -show-mc-encoding < %s | FileCheck -check-prefix=SI %s

declare void @llvm.amdgcn.buffer.wbinvl1.sc() #0

; SI-LABEL: {{^}}test_buffer_wbinvl1_sc:
; SI-NEXT: ; %bb.0:
; SI-NEXT: buffer_wbinvl1_sc ; encoding: [0x00,0x00,0xc0,0xe1,0x00,0x00,0x00,0x00]
; SI-NEXT: s_endpgm
define amdgpu_kernel void @test_buffer_wbinvl1_sc() #0 {
  call void @llvm.amdgcn.buffer.wbinvl1.sc()
  ret void
}

attributes #0 = { nounwind }