llvm/test/CodeGen/AMDGPU/insert-waitcnts-callee.mir


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

# RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=fiji -verify-machineinstrs -run-pass si-insert-waitcnts -o - %s | FileCheck %s
--- |
  define float @entry_callee_wait(float %arg) #0 {
    ret float %arg
  }

  attributes #0 = { nounwind }
...
---
# CHECK-LABEL: name: entry_callee_wait{{$}}
# CHECK: bb.0:
# CHECK-NEXT: S_WAITCNT 0{{$}}
# CHECK-NEXT: V_ADD_F32
# CHECK-NEXT: S_SETPC_B64
liveins:
  - { reg: '$sgpr0_sgpr1' }
  - { reg: '$vgpr0' }

name: entry_callee_wait
body:             |
  bb.0:
    $vgpr0 = V_ADD_F32_e32 $vgpr0, $vgpr0, implicit $exec
    S_SETPC_B64 killed $sgpr0_sgpr1

...