summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AMDGPU/fix-wwm-liveness.mir
blob: dcddeb71b5755f528d2bdc74fb430412476933d0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
# RUN: llc -march=amdgcn -verify-machineinstrs -run-pass si-fix-wwm-liveness -o -  %s | FileCheck %s

# Test a then phi value.
#CHECK: test_wwm_liveness_then_phi
#CHECK: %21:vgpr_32 = V_MOV_B32_e32 1, implicit $exec, implicit %21

---
name:            test_wwm_liveness_then_phi
alignment:       0
exposesReturnsTwice: false
legalized:       false
regBankSelected: false
selected:        false
tracksRegLiveness: true
registers:
  - { id: 0, class: sreg_64, preferred-register: '' }
  - { id: 1, class: sgpr_32, preferred-register: '' }
  - { id: 2, class: sgpr_32, preferred-register: '' }
  - { id: 3, class: vgpr_32, preferred-register: '' }
  - { id: 4, class: vgpr_32, preferred-register: '' }
  - { id: 5, class: vgpr_32, preferred-register: '' }
  - { id: 6, class: vgpr_32, preferred-register: '' }
  - { id: 7, class: vgpr_32, preferred-register: '' }
  - { id: 8, class: sreg_64, preferred-register: '$vcc' }
  - { id: 9, class: sreg_64, preferred-register: '' }
  - { id: 10, class: sreg_32_xm0, preferred-register: '' }
  - { id: 11, class: sreg_64, preferred-register: '' }
  - { id: 12, class: sreg_32_xm0, preferred-register: '' }
  - { id: 13, class: sreg_32_xm0, preferred-register: '' }
  - { id: 14, class: sreg_32_xm0, preferred-register: '' }
  - { id: 15, class: sreg_128, preferred-register: '' }
  - { id: 16, class: vgpr_32, preferred-register: '' }
  - { id: 17, class: vgpr_32, preferred-register: '' }
  - { id: 18, class: vgpr_32, preferred-register: '' }
  - { id: 19, class: sreg_64, preferred-register: '' }
  - { id: 20, class: sreg_64, preferred-register: '' }
  - { id: 21, class: vgpr_32, preferred-register: '' }
  - { id: 22, class: sreg_64, preferred-register: '' }
  - { id: 23, class: sreg_64, preferred-register: '' }
liveins:
body:             |
  bb.0:
    successors: %bb.1(0x40000000), %bb.2(0x40000000)

    %21 = V_MOV_B32_e32 0, implicit $exec
    %5 = V_MBCNT_LO_U32_B32_e64 -1, 0, implicit $exec
    %6 = V_MBCNT_HI_U32_B32_e32 -1, killed %5, implicit $exec
    %8 = V_CMP_GT_U32_e64 32, killed %6, implicit $exec
    %22 = COPY $exec, implicit-def $exec
    %23 = S_AND_B64 %22, %8, implicit-def dead $scc
    %0 = S_XOR_B64 %23, %22, implicit-def dead $scc
    $exec = S_MOV_B64_term killed %23
    SI_MASK_BRANCH %bb.2, implicit $exec
    S_BRANCH %bb.1

  bb.1:
    successors: %bb.2(0x80000000)

    %13 = S_MOV_B32 61440
    %14 = S_MOV_B32 -1
    %15 = REG_SEQUENCE undef %12, 1, undef %10, 2, killed %14, 3, killed %13, 4
    %19 = COPY $exec
    $exec = S_MOV_B64 -1
    %16 = BUFFER_LOAD_DWORD_OFFSET %15, 0, 0, 0, 0, 0, implicit $exec :: (volatile load 4)
    %17 = V_ADD_F32_e32 1065353216, killed %16, implicit $exec
    $exec = EXIT_WWM killed %19
    %21 = V_MOV_B32_e32 1, implicit $exec
    early-clobber %18 = WWM killed %17, implicit $exec
    BUFFER_STORE_DWORD_OFFSET killed %18, killed %15, 0, 0, 0, 0, 0, implicit $exec :: (store 4)

  bb.2:
    $exec = S_OR_B64 $exec, killed %0, implicit-def $scc
    $vgpr0 = COPY killed %21
    SI_RETURN_TO_EPILOG killed $vgpr0

...

# Test a loop with a loop exit value and a loop phi.
#CHECK: test_wwm_liveness_loop
#CHECK: %4:vgpr_32 = IMPLICIT_DEF
#CHECK: bb.1:
#CHECK: %4:vgpr_32 = FLAT_LOAD_DWORD{{.*}}, implicit %4
#CHECK: %27:vgpr_32 = COPY killed %21, implicit %27

---
name:            test_wwm_liveness_loop
alignment:       0
exposesReturnsTwice: false
legalized:       false
regBankSelected: false
selected:        false
failedISel:      false
tracksRegLiveness: true
registers:
  - { id: 0, class: vgpr_32, preferred-register: '' }
  - { id: 1, class: sreg_32_xm0, preferred-register: '' }
  - { id: 2, class: sreg_64, preferred-register: '' }
  - { id: 3, class: sreg_32_xm0, preferred-register: '' }
  - { id: 4, class: vgpr_32, preferred-register: '' }
  - { id: 5, class: sreg_32_xm0, preferred-register: '' }
  - { id: 6, class: sreg_64, preferred-register: '' }
  - { id: 7, class: sreg_64, preferred-register: '' }
  - { id: 8, class: sreg_64, preferred-register: '' }
  - { id: 9, class: vreg_64, preferred-register: '' }
  - { id: 10, class: vgpr_32, preferred-register: '' }
  - { id: 11, class: vgpr_32, preferred-register: '' }
  - { id: 12, class: vgpr_32, preferred-register: '' }
  - { id: 13, class: sreg_64, preferred-register: '' }
  - { id: 14, class: vreg_64, preferred-register: '' }
  - { id: 15, class: sreg_32_xm0, preferred-register: '' }
  - { id: 16, class: vgpr_32, preferred-register: '' }
  - { id: 17, class: sreg_64, preferred-register: '$vcc' }
  - { id: 18, class: vgpr_32, preferred-register: '' }
  - { id: 19, class: vgpr_32, preferred-register: '' }
  - { id: 20, class: vgpr_32, preferred-register: '' }
  - { id: 21, class: vgpr_32, preferred-register: '' }
  - { id: 22, class: vgpr_32, preferred-register: '' }
  - { id: 23, class: sreg_64, preferred-register: '' }
  - { id: 24, class: sreg_64, preferred-register: '' }
  - { id: 25, class: sreg_64, preferred-register: '' }
  - { id: 26, class: sreg_64, preferred-register: '' }
  - { id: 27, class: vgpr_32, preferred-register: '' }
liveins:
frameInfo:
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    0
  adjustsStack:    false
  hasCalls:        false
  stackProtector:  ''
  maxCallFrameSize: 4294967295
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
  localFrameSize:  0
  savePoint:       ''
  restorePoint:    ''
fixedStack:
stack:
constants:
body:             |
  bb.0:
    successors: %bb.1(0x80000000)

    %25:sreg_64 = S_OR_SAVEEXEC_B64 -1, implicit-def $exec, implicit-def dead $scc, implicit $exec
    %0:vgpr_32 = FLAT_LOAD_DWORD undef %9:vreg_64, 0, 0, 0, implicit $exec, implicit $flat_scr :: (volatile load 4 from `float addrspace(1)* undef`, addrspace 1)
    $exec = EXIT_WWM killed %25
    %12:vgpr_32 = V_MBCNT_LO_U32_B32_e64 -1, 0, implicit $exec
    %7:sreg_64 = S_MOV_B64 0
    %26:sreg_64 = COPY killed %7
    %27:vgpr_32 = COPY killed %12

  bb.1:
    successors: %bb.2(0x04000000), %bb.1(0x7c000000)

    %24:sreg_64 = S_OR_SAVEEXEC_B64 -1, implicit-def $exec, implicit-def dead $scc, implicit $exec
    %20:vgpr_32 = COPY killed %27
    %2:sreg_64 = COPY killed %26
    %4:vgpr_32 = FLAT_LOAD_DWORD undef %14:vreg_64, 0, 0, 0, implicit $exec, implicit $flat_scr :: (volatile load 4 from `float addrspace(1)* undef`, addrspace 1)
    $exec = EXIT_WWM killed %24
    %22:vgpr_32 = V_ADD_I32_e32 -1, killed %20, implicit-def dead $vcc, implicit $exec
    %17:sreg_64 = V_CMP_EQ_U32_e64 0, %22, implicit $exec
    %6:sreg_64 = S_OR_B64 killed %17, killed %2, implicit-def $scc
    %21:vgpr_32 = COPY killed %22
    %26:sreg_64 = COPY %6
    %27:vgpr_32 = COPY killed %21
    $exec = S_ANDN2_B64_term $exec, %6, implicit-def $scc
    S_CBRANCH_EXECNZ %bb.1, implicit $exec
    S_BRANCH %bb.2

  bb.2:
    $exec = S_OR_B64 $exec, killed %6, implicit-def $scc
    %23:sreg_64 = S_OR_SAVEEXEC_B64 -1, implicit-def $exec, implicit-def dead $scc, implicit $exec
    %18:vgpr_32 = V_ADD_F32_e32 killed %0, killed %4, implicit $exec
    $exec = EXIT_WWM killed %23
    early-clobber %19:vgpr_32 = COPY killed %18, implicit $exec
    $vgpr0 = COPY killed %19
    SI_RETURN_TO_EPILOG killed $vgpr0

...

OpenPOWER on IntegriCloud