blob: 97bca14df57905927e7ec05c644a7fdae6b20867 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
|
; REQUIRES: asserts
; RUN: llc < %s -mtriple=aarch64-linux-gnu -mattr=+fuse-arith-logic -verify-misched -debug-only=machine-scheduler 2>&1 > /dev/null | FileCheck %s
; Verify that, the macro-fusion creates the necessary dependencies between SUs.
define signext i32 @test(i32 signext %a, i32 signext %b, i32 signext %c, i32 signext %d) {
entry:
; CHECK: ********** MI Scheduling **********
; CHECK-LABEL: %bb.0 entry
; CHECK: Macro fuse: SU([[SU4:[0-9]+]]) - SU([[SU5:[0-9]+]])
; CHECK: Bind SU([[SU1:[0-9]+]]) - SU([[SU4]])
; CHECK: Macro fuse: SU([[SU5]]) - SU([[SU6:[0-9]+]])
; CHECK: Bind SU([[SU0:[0-9]+]]) - SU([[SU5]])
; CHECK: SU([[SU0]]): %{{[0-9]+}}:gpr32 = COPY $w3
; CHECK: SU([[SU1]]): %{{[0-9]+}}:gpr32 = COPY $w2
; CHECK: SU([[SU4]]): %{{[0-9]+}}:gpr32 = nsw ADDWrr
; CHECK: SU([[SU5]]): %{{[0-9]+}}:gpr32 = nsw ADDWrr
; CHECK: SU([[SU6]]): %{{[0-9]+}}:gpr32 = nsw SUBWrr
%add = add nsw i32 %b, %a
%add1 = add nsw i32 %add, %c
%sub = sub nsw i32 %add1, %d
ret i32 %sub
}
|
