summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/AArch64/machine-outliner-noreturn-save-lr.mir
blob: 000752acb014a77b32fead308580b949dc8a1efe (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=aarch64-unknown-unknown -run-pass=machine-outliner -verify-machineinstrs %s -o - | FileCheck %s

# Verify that we save + restore LR around calls to outlined functions from
# noreturn parents. LR isn't actually used, but debuggers need LR in this case
# to get a backtrace.

--- |
  define void @save_lr_1() #0 { ret void }
  define void @save_lr_2() #0 { ret void }
  define void @save_lr_3() #0 { ret void }
  define void @save_lr_4() #0 { ret void }
  attributes #0 = { noredzone noreturn }
...
---

name:            save_lr_1
alignment:       4
tracksRegLiveness: true
frameInfo:
  maxAlignment:    1
  maxCallFrameSize: 0
machineFunctionInfo: {}
body:             |
  bb.0:
    liveins: $lr
    ; CHECK-LABEL: name: save_lr_1
    ; CHECK: liveins: $lr
    ; CHECK: $x0 = ORRXrs $xzr, $lr, 0
    ; CHECK: BL @OUTLINED_FUNCTION_0, implicit-def $lr, implicit $sp, implicit-def $lr, implicit-def $lr, implicit-def $w3, implicit-def $w4, implicit-def $w5, implicit-def $w6
    ; CHECK: $lr = ORRXrs $xzr, $x0, 0
    $w3 = ORRWri $wzr, 1
    $w4 = ORRWri $wzr, 1
    BRK 1
    $w5 = ORRWri $wzr, 1
    $w6 = ORRWri $wzr, 1
...
---
name:            save_lr_2
alignment:       4
tracksRegLiveness: true
frameInfo:
  maxAlignment:    1
  maxCallFrameSize: 0
machineFunctionInfo: {}
body:             |
  bb.0:
    liveins: $lr
    ; CHECK-LABEL: name: save_lr_2
    ; CHECK: liveins: $lr
    ; CHECK: $x0 = ORRXrs $xzr, $lr, 0
    ; CHECK: BL @OUTLINED_FUNCTION_0, implicit-def $lr, implicit $sp, implicit-def $lr, implicit-def $lr, implicit-def $w3, implicit-def $w4, implicit-def $w5, implicit-def $w6
    ; CHECK: $lr = ORRXrs $xzr, $x0, 0
    $w3 = ORRWri $wzr, 1
    $w4 = ORRWri $wzr, 1
    BRK 1
    $w5 = ORRWri $wzr, 1
    $w6 = ORRWri $wzr, 1
...
---
name:            save_lr_3
alignment:       4
tracksRegLiveness: true
frameInfo:
  maxAlignment:    1
  maxCallFrameSize: 0
machineFunctionInfo: {}
body:             |
  bb.0:
    liveins: $lr
    ; CHECK-LABEL: name: save_lr_3
    ; CHECK: liveins: $lr
    ; CHECK: $x0 = ORRXrs $xzr, $lr, 0
    ; CHECK: BL @OUTLINED_FUNCTION_0, implicit-def $lr, implicit $sp, implicit-def $lr, implicit-def $lr, implicit-def $w3, implicit-def $w4, implicit-def $w5, implicit-def $w6
    ; CHECK: $lr = ORRXrs $xzr, $x0, 0
    $w3 = ORRWri $wzr, 1
    $w4 = ORRWri $wzr, 1
    BRK 1
    $w5 = ORRWri $wzr, 1
    $w6 = ORRWri $wzr, 1
...
---
name:            save_lr_4
alignment:       4
tracksRegLiveness: true
frameInfo:
  maxAlignment:    1
  maxCallFrameSize: 0
machineFunctionInfo: {}
body:             |
  bb.0:
    liveins: $lr
    ; CHECK-LABEL: name: save_lr_4
    ; CHECK: liveins: $lr
    ; CHECK: $x0 = ORRXrs $xzr, $lr, 0
    ; CHECK: BL @OUTLINED_FUNCTION_0, implicit-def $lr, implicit $sp, implicit-def $lr, implicit-def $lr, implicit-def $w3, implicit-def $w4, implicit-def $w5, implicit-def $w6
    ; CHECK: $lr = ORRXrs $xzr, $x0, 0
    $w3 = ORRWri $wzr, 1
    $w4 = ORRWri $wzr, 1
    BRK 1
    $w5 = ORRWri $wzr, 1
    $w6 = ORRWri $wzr, 1
...
OpenPOWER on IntegriCloud