blob: 59467a1e61d0aafbbfa9e1b6a3cb0d6eba023dd8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
|
//=- MicroMips64r6InstrFormats.td - Instruction Formats -*- tablegen -* -=//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file describes microMIPS64r6 instruction formats.
//
//===----------------------------------------------------------------------===//
class DAUI_FM_MMR6 {
bits<5> rt;
bits<5> rs;
bits<16> imm;
bits<32> Inst;
let Inst{31-26} = 0b111100;
let Inst{25-21} = rt;
let Inst{20-16} = rs;
let Inst{15-0} = imm;
}
class POOL32I_ADD_IMM_FM_MMR6<bits<5> funct> {
bits<5> rs;
bits<16> imm;
bits<32> Inst;
let Inst{31-26} = 0b010000;
let Inst{25-21} = funct;
let Inst{20-16} = rs;
let Inst{15-0} = imm;
}
class POOL32S_EXTBITS_FM_MMR6<bits<6> funct> {
bits<5> rt;
bits<5> rs;
bits<5> size;
bits<5> pos;
bits<32> Inst;
let Inst{31-26} = 0b010110;
let Inst{25-21} = rt;
let Inst{20-16} = rs;
let Inst{15-11} = size;
let Inst{10-6} = pos;
let Inst{5-0} = funct;
}
class POOL32S_DALIGN_FM_MMR6 {
bits<5> rs;
bits<5> rt;
bits<5> rd;
bits<3> bp;
bits<32> Inst;
let Inst{31-26} = 0b010110;
let Inst{25-21} = rs;
let Inst{20-16} = rt;
let Inst{15-11} = rd;
let Inst{10-8} = bp;
let Inst{7-6} = 0b00;
let Inst{5-0} = 0b011100;
}
class POOL32A_DIVMOD_FM_MMR6<string instr_asm, bits<9> funct>
: MMR6Arch<instr_asm> {
bits<5> rt;
bits<5> rs;
bits<5> rd;
bits<32> Inst;
let Inst{31-26} = 0b010110;
let Inst{25-21} = rt;
let Inst{20-16} = rs;
let Inst{15-11} = rd;
let Inst{10-9} = 0b00;
let Inst{8-0} = funct;
}
class POOL32S_DMFTC0_FM_MMR6<string instr_asm, bits<5> funct>
: MMR6Arch<instr_asm>, MipsR6Inst {
bits<5> rt;
bits<5> rs;
bits<3> sel;
bits<32> Inst;
let Inst{31-26} = 0b010110;
let Inst{25-21} = rt;
let Inst{20-16} = rs;
let Inst{15-14} = 0;
let Inst{13-11} = sel;
let Inst{10-6} = funct;
let Inst{5-0} = 0b111100;
}
class POOL32S_ARITH_FM_MMR6<string opstr, bits<9> funct>
: MMR6Arch<opstr> {
bits<5> rt;
bits<5> rs;
bits<5> rd;
bits<32> Inst;
let Inst{31-26} = 0b010110;
let Inst{25-21} = rt;
let Inst{20-16} = rs;
let Inst{15-11} = rd;
let Inst{10-9} = 0b00;
let Inst{8-0} = funct;
}
class DADDIU_FM_MMR6<string opstr> : MMR6Arch<opstr> {
bits<5> rt;
bits<5> rs;
bits<16> imm16;
bits<32> Inst;
let Inst{31-26} = 0b010111;
let Inst{25-21} = rt;
let Inst{20-16} = rs;
let Inst{15-0} = imm16;
}
class PCREL18_FM_MMR6<bits<3> funct> : MipsR6Inst {
bits<5> rt;
bits<18> imm;
bits<32> Inst;
let Inst{31-26} = 0b011110;
let Inst{25-21} = rt;
let Inst{20-18} = funct;
let Inst{17-0} = imm;
}
|
