summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARC/MCTargetDesc/ARCInfo.h
blob: 401b4c5e66133a4a07fc411a70e84c9528ea49b7 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
//===- ARCInfo.h - Additional ARC Info --------------------------*- C++ -*-===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// This file contains small standalone helper functions and enum definitions for
// the ARC target useful for the compiler back-end and the MC libraries.
// As such, it deliberately does not include references to LLVM core
// code gen types, passes, etc..
//
//===----------------------------------------------------------------------===//

#ifndef LLVM_LIB_TARGET_ARC_MCTARGETDESC_ARCINFO_H
#define LLVM_LIB_TARGET_ARC_MCTARGETDESC_ARCINFO_H

namespace llvm {

// Enums corresponding to ARC condition codes
namespace ARCCC {

enum CondCode {
  AL = 0x0,
  EQ = 0x1,
  NE = 0x2,
  P = 0x3,
  N = 0x4,
  LO = 0x5,
  HS = 0x6,
  VS = 0x7,
  VC = 0x8,
  GT = 0x9,
  GE = 0xa,
  LT = 0xb,
  LE = 0xc,
  HI = 0xd,
  LS = 0xe,
  PNZ = 0xf,
  Z = 0x11, // Low 4-bits = EQ
  NZ = 0x12 // Low 4-bits = NE
};

enum BRCondCode {
  BREQ = 0x0,
  BRNE = 0x1,
  BRLT = 0x2,
  BRGE = 0x3,
  BRLO = 0x4,
  BRHS = 0x5
};

} // end namespace ARCCC

} // end namespace llvm

#endif
OpenPOWER on IntegriCloud