1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
|
//===-- RegisterContextPOSIXCore_powerpc.cpp --------------------*- C++ -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
#include "RegisterContextPOSIXCore_powerpc.h"
#include "lldb/Target/Thread.h"
#include "lldb/Utility/DataBufferHeap.h"
#include "lldb/Utility/RegisterValue.h"
#include <memory>
using namespace lldb_private;
RegisterContextCorePOSIX_powerpc::RegisterContextCorePOSIX_powerpc(
Thread &thread, RegisterInfoInterface *register_info,
const DataExtractor &gpregset, llvm::ArrayRef<CoreNote> notes)
: RegisterContextPOSIX_powerpc(thread, 0, register_info) {
m_gpr_buffer = std::make_shared<DataBufferHeap>(gpregset.GetDataStart(),
gpregset.GetByteSize());
m_gpr.SetData(m_gpr_buffer);
m_gpr.SetByteOrder(gpregset.GetByteOrder());
ArchSpec arch = register_info->GetTargetArchitecture();
DataExtractor fpregset = getRegset(notes, arch.GetTriple(), FPR_Desc);
m_fpr_buffer = std::make_shared<DataBufferHeap>(fpregset.GetDataStart(),
fpregset.GetByteSize());
m_fpr.SetData(m_fpr_buffer);
m_fpr.SetByteOrder(fpregset.GetByteOrder());
DataExtractor vregset = getRegset(notes, arch.GetTriple(), PPC_VMX_Desc);
m_vec_buffer = std::make_shared<DataBufferHeap>(vregset.GetDataStart(),
vregset.GetByteSize());
m_vec.SetData(m_vec_buffer);
m_vec.SetByteOrder(vregset.GetByteOrder());
}
RegisterContextCorePOSIX_powerpc::~RegisterContextCorePOSIX_powerpc() {}
bool RegisterContextCorePOSIX_powerpc::ReadGPR() { return true; }
bool RegisterContextCorePOSIX_powerpc::ReadFPR() { return true; }
bool RegisterContextCorePOSIX_powerpc::ReadVMX() { return true; }
bool RegisterContextCorePOSIX_powerpc::WriteGPR() {
assert(0);
return false;
}
bool RegisterContextCorePOSIX_powerpc::WriteFPR() {
assert(0);
return false;
}
bool RegisterContextCorePOSIX_powerpc::WriteVMX() {
assert(0);
return false;
}
bool RegisterContextCorePOSIX_powerpc::ReadRegister(
const RegisterInfo *reg_info, RegisterValue &value) {
lldb::offset_t offset = reg_info->byte_offset;
if (IsFPR(reg_info->kinds[lldb::eRegisterKindLLDB])) {
uint64_t v = m_fpr.GetMaxU64(&offset, reg_info->byte_size);
if (offset == reg_info->byte_offset + reg_info->byte_size) {
value = v;
return true;
}
} else if (IsVMX(reg_info->kinds[lldb::eRegisterKindLLDB])) {
uint32_t v[4];
offset = m_vec.CopyData(offset, reg_info->byte_size, &v);
if (offset == reg_info->byte_size) {
value.SetBytes(v, reg_info->byte_size, m_vec.GetByteOrder());
return true;
}
} else {
uint64_t v = m_gpr.GetMaxU64(&offset, reg_info->byte_size);
if (offset == reg_info->byte_offset + reg_info->byte_size) {
if (reg_info->byte_size < sizeof(v))
value = (uint32_t)v;
else
value = v;
return true;
}
}
return false;
}
bool RegisterContextCorePOSIX_powerpc::ReadAllRegisterValues(
lldb::DataBufferSP &data_sp) {
return false;
}
bool RegisterContextCorePOSIX_powerpc::WriteRegister(
const RegisterInfo *reg_info, const RegisterValue &value) {
return false;
}
bool RegisterContextCorePOSIX_powerpc::WriteAllRegisterValues(
const lldb::DataBufferSP &data_sp) {
return false;
}
bool RegisterContextCorePOSIX_powerpc::HardwareSingleStep(bool enable) {
return false;
}
|
