1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
|
//===-- NativeRegisterContextLinux_mips64.h ---------------------*- C++ -*-===//
//
// The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
#ifndef lldb_NativeRegisterContextLinux_mips64_h
#define lldb_NativeRegisterContextLinux_mips64_h
#include "lldb/Host/common/NativeRegisterContextRegisterInfo.h"
#include "Plugins/Process/Utility/RegisterContext_mips64.h"
#include "Plugins/Process/Utility/RegisterContextLinux_mips64.h"
namespace lldb_private {
namespace process_linux {
class NativeProcessLinux;
// ---------------------------------------------------------------------------
// Internal codes for mips64 GP registers.
// ---------------------------------------------------------------------------
enum
{
k_first_gp_reg_mips64,
gp_reg_r0_mips64 = k_first_gp_reg_mips64,
gp_reg_r1_mips64,
gp_reg_r2_mips64,
gp_reg_r3_mips64,
gp_reg_r4_mips64,
gp_reg_r5_mips64,
gp_reg_r6_mips64,
gp_reg_r7_mips64,
gp_reg_r8_mips64,
gp_reg_r9_mips64,
gp_reg_r10_mips64,
gp_reg_r11_mips64,
gp_reg_r12_mips64,
gp_reg_r13_mips64,
gp_reg_r14_mips64,
gp_reg_r15_mips64,
gp_reg_r16_mips64,
gp_reg_r17_mips64,
gp_reg_r18_mips64,
gp_reg_r19_mips64,
gp_reg_r20_mips64,
gp_reg_r21_mips64,
gp_reg_r22_mips64,
gp_reg_r23_mips64,
gp_reg_r24_mips64,
gp_reg_r25_mips64,
gp_reg_r26_mips64,
gp_reg_r27_mips64,
gp_reg_r28_mips64,
gp_reg_r29_mips64,
gp_reg_r30_mips64,
gp_reg_r31_mips64,
gp_reg_mullo_mips64,
gp_reg_mulhi_mips64,
gp_reg_pc_mips64,
gp_reg_badvaddr_mips64,
gp_reg_sr_mips64,
gp_reg_cause_mips64,
k_num_gp_reg_mips64,
};
class NativeRegisterContextLinux_mips64 : public NativeRegisterContextRegisterInfo
{
public:
NativeRegisterContextLinux_mips64 (NativeThreadProtocol &native_thread,
uint32_t concrete_frame_idx, RegisterInfoInterface *reg_info_interface_p);
uint32_t
GetRegisterSetCount () const override;
const RegisterSet *
GetRegisterSet (uint32_t set_index) const override;
Error
ReadRegister (const RegisterInfo *reg_info, RegisterValue ®_value) override;
Error
WriteRegister (const RegisterInfo *reg_info, const RegisterValue ®_value) override;
Error
ReadAllRegisterValues (lldb::DataBufferSP &data_sp) override;
Error
WriteAllRegisterValues (const lldb::DataBufferSP &data_sp) override;
Error
IsWatchpointHit (uint32_t wp_index, bool &is_hit) override;
Error
IsWatchpointVacant (uint32_t wp_index, bool &is_vacant) override;
bool
ClearHardwareWatchpoint (uint32_t wp_index) override;
Error
ClearAllHardwareWatchpoints () override;
Error
SetHardwareWatchpointWithIndex (lldb::addr_t addr, size_t size,
uint32_t watch_flags, uint32_t wp_index);
uint32_t
SetHardwareWatchpoint (lldb::addr_t addr, size_t size,
uint32_t watch_flags) override;
lldb::addr_t
GetWatchpointAddress (uint32_t wp_index) override;
uint32_t
NumSupportedHardwareWatchpoints () override;
private:
lldb_private::Error
WriteRegister(const uint32_t reg, const RegisterValue &value);
lldb_private::Error
ReadRegisterRaw (uint32_t reg_index, RegisterValue ®_value);
};
} // namespace process_linux
} // namespace lldb_private
#endif // #ifndef lldb_NativeRegisterContextLinux_mips64_h
|
