1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
|
; This provides optimized implementations of vload2/3/4/8/16 for 32-bit int/uint
; The address spaces get mapped to data types in target-specific usages
define <2 x i32> @__clc_vload2_i32__addr1(i32 addrspace(1)* nocapture %addr) nounwind readonly alwaysinline {
%1 = bitcast i32 addrspace(1)* %addr to <2 x i32> addrspace(1)*
%2 = load <2 x i32> addrspace(1)* %1, align 4, !tbaa !3
ret <2 x i32> %2
}
define <3 x i32> @__clc_vload3_i32__addr1(i32 addrspace(1)* nocapture %addr) nounwind readonly alwaysinline {
%1 = bitcast i32 addrspace(1)* %addr to <3 x i32> addrspace(1)*
%2 = load <3 x i32> addrspace(1)* %1, align 4, !tbaa !3
ret <3 x i32> %2
}
define <4 x i32> @__clc_vload4_i32__addr1(i32 addrspace(1)* nocapture %addr) nounwind readonly alwaysinline {
%1 = bitcast i32 addrspace(1)* %addr to <4 x i32> addrspace(1)*
%2 = load <4 x i32> addrspace(1)* %1, align 4, !tbaa !3
ret <4 x i32> %2
}
define <8 x i32> @__clc_vload8_i32__addr1(i32 addrspace(1)* nocapture %addr) nounwind readonly alwaysinline {
%1 = bitcast i32 addrspace(1)* %addr to <8 x i32> addrspace(1)*
%2 = load <8 x i32> addrspace(1)* %1, align 4, !tbaa !3
ret <8 x i32> %2
}
define <16 x i32> @__clc_vload16_i32__addr1(i32 addrspace(1)* nocapture %addr) nounwind readonly alwaysinline {
%1 = bitcast i32 addrspace(1)* %addr to <16 x i32> addrspace(1)*
%2 = load <16 x i32> addrspace(1)* %1, align 4, !tbaa !3
ret <16 x i32> %2
}
define <2 x i32> @__clc_vload2_i32__addr2(i32 addrspace(2)* nocapture %addr) nounwind readonly alwaysinline {
%1 = bitcast i32 addrspace(2)* %addr to <2 x i32> addrspace(2)*
%2 = load <2 x i32> addrspace(2)* %1, align 4, !tbaa !3
ret <2 x i32> %2
}
define <3 x i32> @__clc_vload3_i32__addr2(i32 addrspace(2)* nocapture %addr) nounwind readonly alwaysinline {
%1 = bitcast i32 addrspace(2)* %addr to <3 x i32> addrspace(2)*
%2 = load <3 x i32> addrspace(2)* %1, align 4, !tbaa !3
ret <3 x i32> %2
}
define <4 x i32> @__clc_vload4_i32__addr2(i32 addrspace(2)* nocapture %addr) nounwind readonly alwaysinline {
%1 = bitcast i32 addrspace(2)* %addr to <4 x i32> addrspace(2)*
%2 = load <4 x i32> addrspace(2)* %1, align 4, !tbaa !3
ret <4 x i32> %2
}
define <8 x i32> @__clc_vload8_i32__addr2(i32 addrspace(2)* nocapture %addr) nounwind readonly alwaysinline {
%1 = bitcast i32 addrspace(2)* %addr to <8 x i32> addrspace(2)*
%2 = load <8 x i32> addrspace(2)* %1, align 4, !tbaa !3
ret <8 x i32> %2
}
define <16 x i32> @__clc_vload16_i32__addr2(i32 addrspace(2)* nocapture %addr) nounwind readonly alwaysinline {
%1 = bitcast i32 addrspace(2)* %addr to <16 x i32> addrspace(2)*
%2 = load <16 x i32> addrspace(2)* %1, align 4, !tbaa !3
ret <16 x i32> %2
}
define <2 x i32> @__clc_vload2_i32__addr3(i32 addrspace(3)* nocapture %addr) nounwind readonly alwaysinline {
%1 = bitcast i32 addrspace(3)* %addr to <2 x i32> addrspace(3)*
%2 = load <2 x i32> addrspace(3)* %1, align 4, !tbaa !3
ret <2 x i32> %2
}
define <3 x i32> @__clc_vload3_i32__addr3(i32 addrspace(3)* nocapture %addr) nounwind readonly alwaysinline {
%1 = bitcast i32 addrspace(3)* %addr to <3 x i32> addrspace(3)*
%2 = load <3 x i32> addrspace(3)* %1, align 4, !tbaa !3
ret <3 x i32> %2
}
define <4 x i32> @__clc_vload4_i32__addr3(i32 addrspace(3)* nocapture %addr) nounwind readonly alwaysinline {
%1 = bitcast i32 addrspace(3)* %addr to <4 x i32> addrspace(3)*
%2 = load <4 x i32> addrspace(3)* %1, align 4, !tbaa !3
ret <4 x i32> %2
}
define <8 x i32> @__clc_vload8_i32__addr3(i32 addrspace(3)* nocapture %addr) nounwind readonly alwaysinline {
%1 = bitcast i32 addrspace(3)* %addr to <8 x i32> addrspace(3)*
%2 = load <8 x i32> addrspace(3)* %1, align 4, !tbaa !3
ret <8 x i32> %2
}
define <16 x i32> @__clc_vload16_i32__addr3(i32 addrspace(3)* nocapture %addr) nounwind readonly alwaysinline {
%1 = bitcast i32 addrspace(3)* %addr to <16 x i32> addrspace(3)*
%2 = load <16 x i32> addrspace(3)* %1, align 4, !tbaa !3
ret <16 x i32> %2
}
define <2 x i32> @__clc_vload2_i32__addr4(i32 addrspace(4)* nocapture %addr) nounwind readonly alwaysinline {
%1 = bitcast i32 addrspace(4)* %addr to <2 x i32> addrspace(4)*
%2 = load <2 x i32> addrspace(4)* %1, align 4, !tbaa !3
ret <2 x i32> %2
}
define <3 x i32> @__clc_vload3_i32__addr4(i32 addrspace(4)* nocapture %addr) nounwind readonly alwaysinline {
%1 = bitcast i32 addrspace(4)* %addr to <3 x i32> addrspace(4)*
%2 = load <3 x i32> addrspace(4)* %1, align 4, !tbaa !3
ret <3 x i32> %2
}
define <4 x i32> @__clc_vload4_i32__addr4(i32 addrspace(4)* nocapture %addr) nounwind readonly alwaysinline {
%1 = bitcast i32 addrspace(4)* %addr to <4 x i32> addrspace(4)*
%2 = load <4 x i32> addrspace(4)* %1, align 4, !tbaa !3
ret <4 x i32> %2
}
define <8 x i32> @__clc_vload8_i32__addr4(i32 addrspace(4)* nocapture %addr) nounwind readonly alwaysinline {
%1 = bitcast i32 addrspace(4)* %addr to <8 x i32> addrspace(4)*
%2 = load <8 x i32> addrspace(4)* %1, align 4, !tbaa !3
ret <8 x i32> %2
}
define <16 x i32> @__clc_vload16_i32__addr4(i32 addrspace(4)* nocapture %addr) nounwind readonly alwaysinline {
%1 = bitcast i32 addrspace(4)* %addr to <16 x i32> addrspace(4)*
%2 = load <16 x i32> addrspace(4)* %1, align 4, !tbaa !3
ret <16 x i32> %2
}
!1 = metadata !{metadata !"char", metadata !5}
!2 = metadata !{metadata !"short", metadata !5}
!3 = metadata !{metadata !"int", metadata !5}
!4 = metadata !{metadata !"long", metadata !5}
!5 = metadata !{metadata !"omnipotent char", metadata !6}
!6 = metadata !{metadata !"Simple C/C++ TBAA"}
|
