summaryrefslogtreecommitdiffstats
path: root/llvm
Commit message (Expand)AuthorAgeFilesLines
* Revert r136528 "Enable compact region splitting by default."Jakob Stoklund Olesen2011-07-301-1/+1
* Switch another of the old dependencies on implicitly produced syntheticChandler Carruth2011-07-301-1/+1
* Remove yet another buried and hidden implicit dependency: every singleChandler Carruth2011-07-301-7/+0
* Revert r136253, r136263, r136269, r136313, r136325, r136326, r136329, r136338,Bill Wendling2011-07-3031-1035/+111
* Added several architecture names.Sean Callanan2011-07-301-1/+2
* Revert "Don't check liveness of unallocatable registers."Jakob Stoklund Olesen2011-07-303-12/+5
* Make my attempt to build up global deps variables actually utilizeChandler Carruth2011-07-294-9/+18
* Don't check liveness of unallocatable registers.Jakob Stoklund Olesen2011-07-293-5/+12
* Check for multiple defs in the machine code verifier.Jakob Stoklund Olesen2011-07-291-0/+5
* Correctly handle scattered operands where the bits of the operand are contigu...Owen Anderson2011-07-291-0/+5
* Add an isSSA() flag to MachineRegisterInfo.Jakob Stoklund Olesen2011-07-294-2/+29
* Unconstify InitsDavid Greene2011-07-2930-955/+944
* Do not lose branch weights when lowering SwitchInst.Jakub Staszak2011-07-292-17/+52
* Enable compact region splitting by default.Jakob Stoklund Olesen2011-07-291-1/+1
* Add support for the 'Q' constraint.Eric Christopher2011-07-292-0/+15
* Remove a blank line from the top.David Greene2011-07-291-1/+0
* have the verifier catch gep's into opaque struct types. PR10473Chris Lattner2011-07-291-0/+4
* ARM SRS instruction parsing, diassembly and encoding support.Jim Grosbach2011-07-295-27/+105
* On mac, it seems the MC disassembler is actually using the targetinfoChandler Carruth2011-07-291-0/+2
* Remove unneeded const_cast.Jakub Staszak2011-07-291-2/+2
* ARM CPS mode immediate is 5 bits, not 4.Jim Grosbach2011-07-291-2/+2
* Clear DbgValues in the end.Devang Patel2011-07-291-0/+1
* Add more constantness in BranchProbabilityInfo.Jakub Staszak2011-07-292-16/+19
* [AVX] Make DagInits UniqueDavid Greene2011-07-292-23/+50
* [AVX] Make FieldInit UniqueDavid Greene2011-07-291-1/+9
* [AVX] Make VarListElementInit UniqueDavid Greene2011-07-291-1/+10
* [AVX] Make VarBitInit UniqueDavid Greene2011-07-291-1/+10
* [AVX] Make VarInit UniqueDavid Greene2011-07-291-1/+9
* [AVX] Make TernOpInit UniqueDavid Greene2011-07-291-1/+20
* [AVX] Make BinOpInit UniqueDavid Greene2011-07-291-1/+14
* [AVX] Make UnOpInit UniqueDavid Greene2011-07-291-1/+10
* [AVX] Make ListInits UniqueDavid Greene2011-07-292-6/+41
* [AVX] Make CodeInit UniqueDavid Greene2011-07-291-1/+6
* [AVX] Make StringInit UniqueDavid Greene2011-07-291-1/+7
* [AVX] Make IntInit UniqueDavid Greene2011-07-291-1/+6
* [AVX] Make BitsInit UniqueDavid Greene2011-07-292-4/+35
* [AVX] Unique BitInitDavid Greene2011-07-291-1/+5
* [AVX] Unique UnsetInitDavid Greene2011-07-291-1/+2
* [AVX] Create Inits Via Factory MethodDavid Greene2011-07-296-141/+346
* [AVX] Constify InitsDavid Greene2011-07-2930-848/+879
* [AVX] Remove non-const IteratorsDavid Greene2011-07-293-14/+13
* [AVX] Remove Mutating Members from InitsDavid Greene2011-07-294-74/+68
* Add ListInit::getValuesDavid Greene2011-07-291-0/+3
* Add a std::string Wrapper for TableGenDavid Greene2011-07-292-0/+47
* Clean up debug info after reassociation.Devang Patel2011-07-292-1/+59
* ARM assembly parsing and encoding for RFE instruction.Jim Grosbach2011-07-294-13/+104
* Third time's the charm for implementing tied operand decoding properly.Owen Anderson2011-07-291-6/+6
* Don't look at $PWD in GetCurrentDirectory.Nick Lewycky2011-07-291-3/+0
* ARM SRS and RFE instructions are not code-gen only.Jim Grosbach2011-07-291-12/+7
* ARM range checking for mode on CPS instruction.Jim Grosbach2011-07-291-2/+2
OpenPOWER on IntegriCloud