summaryrefslogtreecommitdiffstats
path: root/llvm
Commit message (Collapse)AuthorAgeFilesLines
* Add support for building LLVM on FreeBSD 9.2Viktor Kutuzov2014-04-091-0/+5
| | | | llvm-svn: 205847
* Re-commit: [mips] abs.[ds], and neg.[ds] should be allowed regardless of ↵Daniel Sanders2014-04-096-119/+60
| | | | | | | | | | | | | | | | | | | -enable-no-nans-fp-math Summary: They behave in accordance with the Has2008 and ABS2008 configuration bits of the processor which are used to select between the 1985 and 2008 versions of IEEE 754. In 1985 mode, these instructions are arithmetic (i.e. they raise invalid operation exceptions when given NaN), in 2008 mode they are non-arithmetic (i.e. they are copies). nmadd.[ds], and nmsub.[ds] are still subject to -enable-no-nans-fp-math because the ISA spec does not explicitly state that they obey Has2008 and ABS2008. Fixed the issue with the previous version of this patch (r205628). A pre-existing 'let Predicate =' statement was removing some predicates that were necessary for FP64 to behave correctly. Reviewers: matheusalmeida Reviewed By: matheusalmeida Differential Revision: http://llvm-reviews.chandlerc.com/D3274 llvm-svn: 205844
* YAMLIO: Encode ambiguous hex strings explicitlyDavid Majnemer2014-04-093-2/+15
| | | | | | | | | | YAMLIO would turn a BinaryRef into the string 0000000004000000. However, the leading zero causes parsers to interpret it as being an octal number instead of a hexadecimal one. Instead, escape such strings as needed. llvm-svn: 205839
* Delinearize: Extend informationin -analyze outputTobias Grosser2014-04-091-0/+4
| | | | llvm-svn: 205838
* R600/SI: Match not instruction.Matt Arsenault2014-04-093-1/+23
| | | | llvm-svn: 205837
* ARM64: scalarize v1i64 mul operationTim Northover2014-04-092-0/+9
| | | | | | This is the second part of fixing PR19367. llvm-svn: 205836
* ARM64: add pattern for <1 x i64> custom not node.Tim Northover2014-04-092-0/+10
| | | | | | This should fix PR19367. llvm-svn: 205835
* Object: add type names for ARM/COFF relocationsSaleem Abdulrasool2014-04-091-0/+21
| | | | | | | Add type name mappings for the ARM COFF relocations. This allows for objdump to provide a more useful description of relocations in disassembly inline form. llvm-svn: 205834
* ARM MC: 80 columnSaleem Abdulrasool2014-04-091-3/+5
| | | | llvm-svn: 205833
* ARM MC: sort source files in CMakeListsSaleem Abdulrasool2014-04-091-3/+3
| | | | llvm-svn: 205832
* [C++11] More 'nullptr' conversion or in some cases just using a boolean ↵Craig Topper2014-04-0980-735/+763
| | | | | | check instead of comparing to nullptr. llvm-svn: 205831
* [C++11] Make use of 'nullptr' in TableGen library.Craig Topper2014-04-094-348/+343
| | | | llvm-svn: 205830
* [C++11] Replace some comparisons with 'nullptr' with simple boolean checks ↵Craig Topper2014-04-0919-43/+41
| | | | | | to reduce verbosity. llvm-svn: 205829
* WinCOFF: Emit common symbols as specified in the COFF specDavid Majnemer2014-04-086-36/+45
| | | | | | | | | | | | | | | | | | Summary: Local common symbols were properly inserted into the .bss section. However, putting external common symbols in the .bss section would give them a strong definition. Instead, encode them as undefined, external symbols who's symbol value is equivalent to their size. Reviewers: Bigcheese, rafael, rnk CC: llvm-commits Differential Revision: http://reviews.llvm.org/D3324 llvm-svn: 205811
* Bug 19348: Check for legal ExtLoad operation before foldingMatt Arsenault2014-04-081-9/+12
| | | | | | | | (aext (zextload x)) -> (aext (truncate (*extload x))) Patch by Stanislav Mekhanoshin! llvm-svn: 205805
* divide by the result of the gcdSebastian Pop2014-04-081-1/+1
| | | | | | used to fail with 'Step should divide Start with no remainder.' llvm-svn: 205802
* handle special cases when findGCD returns 1Sebastian Pop2014-04-081-1/+6
| | | | | | used to fail with 'Step should divide Start with no remainder.' llvm-svn: 205801
* in findGCD of multiply expr return the gcdSebastian Pop2014-04-082-2/+157
| | | | | | we used to return 1 instead of the gcd llvm-svn: 205800
* [docs] VCS contains a record of authorshipSean Silva2014-04-081-2/+0
| | | | | | No need to explicitly mention the author in the document. llvm-svn: 205793
* [docs] Fix up some links to the preferred style.Sean Silva2014-04-086-16/+18
| | | | | | | | | | | | | :doc:`...` and :ref:`...` links help Sphinx keep track the dependencies between documents and ensure that they are not pointing to nowhere. Raw HTML links work just fine and are easier for people less familiar with reST/Sphinx. They are easy to change over to the :doc:/:ref: style after the fact so this is not a problem. This commit doesn't fix all of them. llvm-svn: 205792
* [Constant Hoisting][ARM64] Enable constant hoisting for ARM64.Juergen Ributzka2014-04-084-13/+180
| | | | | | | | This implements the target-hooks for ARM64 to enable constant hoisting. This fixes <rdar://problem/14774662> and <rdar://problem/16381500>. llvm-svn: 205791
* RegAlloc: Account for a variable entry block frequencyDuncan P. N. Exon Smith2014-04-082-13/+58
| | | | | | | | | | | | | | | | | | | | Until r197284, the entry frequency was constant -- i.e., set to 2^14. Although current ToT still has a constant entry frequency, since r197284 that has been an implementation detail (which is soon going to change). - r204690 made the wrong assumption for the CSRCost metric. Adjust callee-saved register cost based on entry frequency. - r185393 made the wrong assumption (although it was valid at the time). Update SpillPlacement.cpp::Threshold to be relative to the entry frequency. Since ToT still has 2^14 entry frequency, this should have no observable functionality change. <rdar://problem/14292693> llvm-svn: 205789
* [PowerPC] Don't return false from PPC::isVSLDOIShuffleMaskHal Finkel2014-04-081-1/+1
| | | | | | | | | PPC::isVSLDOIShuffleMask should return -1, not false, when the shuffle predicate should be false. Noticed by inspection; no test case (yet). llvm-svn: 205787
* Fix the ARM VLD3 (single 3-element structure to all lanes)Kevin Enderby2014-04-082-2/+2
| | | | | | | | | | | | | | | size 16 double-spaced registers instruction printing. This: vld3.16 {d0[], d2[], d4[]}, [r4]! was being printed as: vld3.16 {d0[], d1[], d2[]}, [r4]! rdar://16531387 llvm-svn: 205779
* Verifier: Give the right message for bad atomic loadsDuncan P. N. Exon Smith2014-04-081-2/+2
| | | | | | | | Talk about load (not store) on an invalid atomic load. <rdar://problem/16287567> llvm-svn: 205777
* Add -pass-remarks flag to 'opt'.Diego Novillo2014-04-084-1/+94
| | | | | | | | | | | | | | | | | | | | | Summary: This adds support in 'opt' to filter pass remarks emitted by optimization passes. A new flag -pass-remarks specifies which passes should emit a diagnostic when LLVMContext::emitOptimizationRemark is invoked. This will allow the front end to simply pass along the regular expression from its own -Rpass flag when launching the backend. Depends on D3227. Reviewers: qcolombet CC: llvm-commits Differential Revision: http://llvm-reviews.chandlerc.com/D3291 llvm-svn: 205775
* Add support for optimization reports.Diego Novillo2014-04-085-1/+113
| | | | | | | | | | | | | | | | | | | | | | | | | Summary: This patch adds backend support for -Rpass=, which indicates the name of the optimization pass that should emit remarks stating when it made a transformation to the code. Pass names are taken from their DEBUG_NAME definitions. When emitting an optimization report diagnostic, the lack of debug information causes the diagnostic to use "<unknown>:0:0" as the location string. This is the back end counterpart for http://llvm-reviews.chandlerc.com/D3226 Reviewers: qcolombet CC: llvm-commits Differential Revision: http://llvm-reviews.chandlerc.com/D3227 llvm-svn: 205774
* X86MCAsmInfoGNUCOFF: Set PointerSize as 8 for targeting x64. It caused ↵NAKAMURA Takumi2014-04-083-7/+3
| | | | | | | DW_LNE_set_address was misemitted on x64. FIXME: I haven't investigate whether CalleeSaveStackSlotSize should be 8. llvm-svn: 205772
* ARM64: fix fmsub patterns which assumed accum operand was firstTim Northover2014-04-082-14/+17
| | | | | | | | | | Confusingly, the NEON fmla instructions put the accumulator first but the scalar versions put it at the end (like the fma lib function & LLVM's intrinsic). This should fix PR19345, assuming there's only one issue. llvm-svn: 205758
* The LLVM C API shouldn't be including a file from the C++ API. Especially not aRichard Smith2014-04-081-1/+0
| | | | | | file that it doesn't use. llvm-svn: 205755
* AVX-512: Added fp_to_uint and uint_to_fp patterns.Elena Demikhovsky2014-04-083-0/+45
| | | | llvm-svn: 205754
* Fix a (legacy) PassManager crash that occurs when a ModulePassAndrew Trick2014-04-081-6/+18
| | | | | | | | | indirectly requires a function analysis. This bug was reported by Jason Kim. He included a test case here: http://reviews.llvm.org/D3312 llvm-svn: 205753
* X86: Split the relocation selection upDavid Majnemer2014-04-081-29/+43
| | | | | | | | | | | Before, we would have conditional operators where one side of the operator would be of type RelocationTypeAMD64 and the other is of type RelocationTypeI386. GCC would noisly warn with -Wenum-compare diagnostic. Instead, refactor the code so it is more like the X86 ELF object writer. llvm-svn: 205752
* Tidy up comments a bit.Jim Grosbach2014-04-071-41/+41
| | | | | | Punctuation, grammar, formatting, etc.. llvm-svn: 205749
* ARM64: Range based for loop in ARM64PromoteConstant passJim Grosbach2014-04-071-9/+7
| | | | llvm-svn: 205748
* ARM64: Clean up file header comment a bit.Jim Grosbach2014-04-071-11/+9
| | | | llvm-svn: 205747
* obj2yaml: Use the correct relocation type for different machine typesDavid Majnemer2014-04-076-14/+70
| | | | | | | | | | | | | The IO normalizer would essentially lump I386 and AMD64 relocations together. Relocation types with the same numeric value would then get mapped in appropriately. For example: IMAGE_REL_AMD64_ADDR64 and IMAGE_REL_I386_DIR16 both have a numeric value of one. We would see IMAGE_REL_I386_DIR16 in obj2yaml conversions of object files with a machine type of IMAGE_FILE_MACHINE_AMD64. llvm-svn: 205746
* [docs] Fix some linksSean Silva2014-04-075-7/+8
| | | | | | | | The TableGen docs have changed structure Patch by Tay Ray Chuan! llvm-svn: 205744
* [docs] Update link titleSean Silva2014-04-071-1/+1
| | | | | | | docs/TableGen/ is not really just "fundamentals" anymore, but rather more of a portal for all things TableGen. llvm-svn: 205743
* [docs] Fix some Sphinx warnings that have crept in.Sean Silva2014-04-072-4/+5
| | | | llvm-svn: 205742
* Reverting commit r205628 due to mips64 issues.Reed Kotler2014-04-076-49/+112
| | | | llvm-svn: 205741
* Put a limit on ScheduleDAGSDNodes::ClusterNeighboringLoads to avoid blowing ↵Andrew Trick2014-04-071-1/+6
| | | | | | | | | | | | | | | | | | | | up compile time. Fixes PR16365 - Extremely slow compilation in -O1 and -O2. The SD scheduler has a quadratic implementation of load clustering which absolutely blows up compile time for large blocks with constant pool loads. The MI scheduler has a better implementation of load clustering. However, we have not done the work yet to completely eliminate the SD scheduler. Some benchmarks still seem to benefit from early load clustering, although maybe by chance. As an intermediate term fix, I just put a nice limit on the number of DAG users to search before finding a match. With this limit there are no binary differences in the LLVM test suite, and the PR16365 test case does not suffer any compile time impact from this routine. llvm-svn: 205738
* R600/SI: Handle INSERT_SUBREG in SIFixSGPRCopiesTom Stellard2014-04-073-0/+38
| | | | llvm-svn: 205732
* R600: Match 24-bit arithmetic patterns in a Target DAGCombineTom Stellard2014-04-0716-126/+215
| | | | | | | | | | | | | | | | | Moving these patterns from TableGen files to PerformDAGCombine() should allow us to generate better code by eliminating unnecessary shifts and extensions earlier. This also fixes a bug where the MAD pattern was calling SimplifyDemandedBits with a 24-bit mask on the first operand even when the full pattern wasn't being matched. This occasionally resulted in some instructions being incorrectly deleted from the program. v2: - Fix bug with 64-bit mul llvm-svn: 205731
* R600: Replace dyn_cast + assert with castTom Stellard2014-04-071-2/+1
| | | | llvm-svn: 205730
* Remove an unused file.Richard Smith2014-04-071-248/+0
| | | | | | | Using this file would result in an odr violation: it defines an llvm::Interval class that conflicts with the one in Analysis/Interval.h. llvm-svn: 205726
* When a CHECK-NEXT fails because there was no match on the next line, includeRichard Smith2014-04-071-2/+9
| | | | | | the non-matching next line in the diagnostic to make the problem more obvious. llvm-svn: 205725
* Use std::swapMatt Arsenault2014-04-071-3/+1
| | | | llvm-svn: 205723
* Use .data() instead of &x[0]Matt Arsenault2014-04-072-18/+21
| | | | llvm-svn: 205722
* Invert the option to enable debug info verification. No functionalEric Christopher2014-04-071-8/+7
| | | | | | change outside of the command line to enable it. llvm-svn: 205713
OpenPOWER on IntegriCloud