summaryrefslogtreecommitdiffstats
path: root/llvm
Commit message (Collapse)AuthorAgeFilesLines
...
* ARM parsing and encoding of SBFX and UBFX.Jim Grosbach2011-07-2710-23/+48
| | | | | | | | | Encode the width operand as it encodes in the instruction, which simplifies the disassembler and the encoder, by using the imm1_32 operand def. Add a diagnostic for the context-sensitive constraint that the width must be in the range [1,32-lsb]. llvm-svn: 136264
* Keep enums stable. Append EH stuff to the end.Bill Wendling2011-07-271-49/+52
| | | | llvm-svn: 136263
* ARM assembly parsing and encoding tests for UADD16, UADD8 and UASX.Jim Grosbach2011-07-271-0/+25
| | | | llvm-svn: 136261
* ARM assembly parsing and encoding tests for TST instruction.Jim Grosbach2011-07-271-0/+28
| | | | llvm-svn: 136260
* ARM assembly parsing and encoding tests for TEQ instruction.Jim Grosbach2011-07-271-0/+34
| | | | llvm-svn: 136259
* Refactor the STRT and STRBT instructions to distinguish between the ↵Owen Anderson2011-07-272-2/+31
| | | | | | register-addend and immediate-addend versions. Temporarily XFAIL the asm parsing tests for these instructions. llvm-svn: 136255
* Merge the contents from exception-handling-rewrite to the mainline.Bill Wendling2011-07-2727-106/+742
| | | | | | This adds the new instructions 'landingpad' and 'resume'. llvm-svn: 136253
* ARM assembly parsing and encoding for extend instructions.Jim Grosbach2011-07-274-0/+229
| | | | | | | Assembly parser handling for extend instruction rotate operands. Add tests for the sign extend instructions. llvm-svn: 136252
* Teach the ConstantMerge pass about alignment. Fixes PR10514!Nick Lewycky2011-07-272-10/+56
| | | | llvm-svn: 136250
* X86ISD::MEMBARRIER does not require SSE2; it doesn't actually generate any ↵Eli Friedman2011-07-271-1/+1
| | | | | | code, and all x86 processors will honor the required semantics. llvm-svn: 136249
* The numbering of LLVMOpcode is supposed to be stable; revert my earlier ↵Eli Friedman2011-07-271-24/+26
| | | | | | change, and append Fence onto the end. llvm-svn: 136245
* Add test cases for BlockFrequency.Jakub Staszak2011-07-271-0/+56
| | | | llvm-svn: 136244
* Add a generic 'capacity_in_bytes' function to allow inspection of memory ↵Ted Kremenek2011-07-273-6/+47
| | | | | | usage of various data structures. llvm-svn: 136233
* ARM assembly parsing aliases for extend instructions w/o rotate.Jim Grosbach2011-07-271-0/+22
| | | | llvm-svn: 136229
* Update document listing DIVariable elements to reflect recent changes.Devang Patel2011-07-271-1/+3
| | | | llvm-svn: 136228
* ARM cleanup of remaining extend instructions.Jim Grosbach2011-07-272-171/+122
| | | | | | | | Refactor the rest of the extend instructions to not artificially distinguish between a rotate of zero and a rotate of any other value. Replace the by-zero versions with Pat<>'s for ISel. llvm-svn: 136226
* ARM extend instructions simplification.Jim Grosbach2011-07-275-89/+87
| | | | | | | | Refactor the SXTB, SXTH, SXTB16, UXTB, UXTH, and UXTB16 instructions to not have an 'r' and an 'r_rot' version, but just a single version with a rotate that can be zero. Use plain Pat<>'s for the ISel of the non-rotated version. llvm-svn: 136225
* Optimize 96-bit division a little bit.Jakub Staszak2011-07-271-2/+3
| | | | llvm-svn: 136222
* Move static methods to the anonymous namespace.Jakub Staszak2011-07-272-5/+7
| | | | llvm-svn: 136221
* Edge to itself is backedge as well.Jakub Staszak2011-07-271-1/+1
| | | | llvm-svn: 136219
* Trim includes.Frits van Bommel2011-07-271-12/+11
| | | | llvm-svn: 136218
* Update CMake build for new gtest file.Frits van Bommel2011-07-271-0/+1
| | | | llvm-svn: 136215
* Remove some code that is no longer needed now that googletest knows howJay Foad2011-07-271-17/+0
| | | | | | to print STL containers. llvm-svn: 136213
* Merge gtest-1.6.0.Jay Foad2011-07-2728-1356/+3498
| | | | llvm-svn: 136212
* Explicitly cast narrowing conversions inside {}s that will become errors inJeffrey Yasskin2011-07-276-6/+8
| | | | | | C++0x. llvm-svn: 136211
* Revert r136156, which broke several buildbots.Dan Gohman2011-07-271-1/+14
| | | | llvm-svn: 136206
* Misc mid-level changes for new 'fence' instruction.Eli Friedman2011-07-275-5/+41
| | | | llvm-svn: 136205
* Minor simplification.Eli Friedman2011-07-271-2/+2
| | | | llvm-svn: 136202
* Move some code around to open opportunity for more shuffle matchingBruno Cardoso Lopes2011-07-271-18/+18
| | | | llvm-svn: 136201
* The vpermilps and vpermilpd have different behaviour regarding theBruno Cardoso Lopes2011-07-275-32/+156
| | | | | | | | | usage of the shuffle bitmask. Both work in 128-bit lanes without crossing, but in the former the mask of the high part is the same used by the low part while in the later both lanes have independent masks. Handle this properly and and add support for vpermilpd. llvm-svn: 136200
* Remove more dead code!Bruno Cardoso Lopes2011-07-271-15/+5
| | | | llvm-svn: 136199
* Fix AliasSetTracker so that it doesn't make any assumptions about ↵Eli Friedman2011-07-273-70/+68
| | | | | | instructions it doesn't know about (like the atomic instructions I'm adding). llvm-svn: 136198
* Support .code32 and .code64 in X86 assembler.Evan Cheng2011-07-2711-20/+72
| | | | llvm-svn: 136197
* It is quiet possible that inlined function body is split into multiple ↵Devang Patel2011-07-272-16/+181
| | | | | | chunks of consequtive instructions. But, there is not any way to describe this in .debug_inline accelerator table used by gdb. However, describe non contiguous ranges of inlined function body appropriately using AT_range of DW_TAG_inlined_subroutine debug info entry. llvm-svn: 136196
* Remove these two directories. The tests can be ported to dragonegg ifEric Christopher2011-07-2737-328/+0
| | | | | | they're still wanted. llvm-svn: 136193
* Remove test/FrontendC, almost all of the tests have been migratedEric Christopher2011-07-26362-5534/+0
| | | | | | to clang now, the rest are in process (6) or have been deleted. llvm-svn: 136191
* Add support for multi-way live range splitting.Jakob Stoklund Olesen2011-07-261-64/+165
| | | | | | | | | | | | | | | | | | | | | When splitting global live ranges, it is now possible to split for multiple destination intervals at once. Previously, we only had the main and stack intervals. Each edge bundle is assigned to a split candidate, and splitAroundRegion will insert copies between the candidate intervals and the stack interval as needed. The multi-way splitting is used to split around compact regions when enabled with -compact-regions. The best candidate register still gets all the bundles it wants, but everything outside the main interval is first split around compact regions before we create single-block intervals. Compact region splitting still causes some regressions, so it is not enabled by default. llvm-svn: 136186
* Print out the MBB live-in registers.Jakob Stoklund Olesen2011-07-261-0/+4
| | | | llvm-svn: 136178
* Eliminate copies of undefined values during coalescing.Jakob Stoklund Olesen2011-07-263-0/+80
| | | | | | | | | | These copies would coalesce easily, but the resulting value would be defined by a deleted instruction. Now we also remove the undefined value number from the destination register. This fixes PR10503. llvm-svn: 136174
* Update test.Benjamin Kramer2011-07-261-1/+1
| | | | llvm-svn: 136170
* Add a neat little two's complement hack for x86.Benjamin Kramer2011-07-263-28/+49
| | | | | | | | | | On x86 we can't encode an immediate LHS of a sub directly. If the RHS comes from a XOR with a constant we can fold the negation into the xor and add one to the immediate of the sub. Then we can turn the sub into an add, which can be commuted and encoded efficiently. This code is generated for __builtin_clz and friends. llvm-svn: 136167
* Recognize unpckh* masks and match 256-bit versions. The new versions areBruno Cardoso Lopes2011-07-2611-132/+148
| | | | | | | different from the previous 128-bit because they work in lanes. Update a few comments and add testcases llvm-svn: 136157
* Delete unnecessarily cautious LastCALLSEQ code.Dan Gohman2011-07-261-14/+1
| | | | llvm-svn: 136156
* ARM rot_imm printing adjustment.Jim Grosbach2011-07-263-9/+9
| | | | | | | Allow the rot_imm operand to be optional. This sets the stage for refactoring away the "rr" versions from the multiclasses and replacing them with Pat<>s. llvm-svn: 136154
* ARM cleanup of rot_imm encoding.Jim Grosbach2011-07-268-44/+47
| | | | | | | | Start of cleaning this up a bit. First step is to remove the encoder hook by storing the operand as the bits it'll actually encode to so it can just be directly used. Map it to the assembly source values 8/16/24 when we print it. llvm-svn: 136152
* Prevent x86-specific DAGCombine from creating nodes with illegal type (which ↵Eli Friedman2011-07-262-3/+3
| | | | | | could not be selected). Fixes a minor isel issue that was breaking the testcase from r136130. llvm-svn: 136148
* Remove one last reference to Target in MC library.Evan Cheng2011-07-261-1/+1
| | | | llvm-svn: 136145
* Split am2offset into register addend and immediate addend forms, necessary ↵Owen Anderson2011-07-268-51/+165
| | | | | | for allowing the fixed-length disassembler to distinguish between SBFX and STR_PRE. llvm-svn: 136141
* Update generated code to use new API of GetElementPtrInst::Create.Nicolas Geoffray2011-07-261-2/+1
| | | | llvm-svn: 136138
* FileCheck'ize test.Jim Grosbach2011-07-261-20/+21
| | | | llvm-svn: 136135
OpenPOWER on IntegriCloud