summaryrefslogtreecommitdiffstats
path: root/llvm/utils/TableGen
Commit message (Collapse)AuthorAgeFilesLines
* Make sure CMake can build the files added by my previous commit.Alexis Hunt2010-06-161-0/+1
| | | | llvm-svn: 106178
* Add preliminary clang attribute generation support.Alexis Hunt2010-06-163-0/+147
| | | | | | | The attribute class generation support is still somewhat limited. See the accompanying clang commit for more details. llvm-svn: 106174
* let the '!eq' expression support 'int' and 'bit' typesBruno Cardoso Lopes2010-06-161-1/+12
| | | | llvm-svn: 106171
* Make VC++ happy Nate Begeman2010-06-151-11/+11
| | | | llvm-svn: 106054
* Next round of tail call changes. Register used in a tailDale Johannesen2010-06-152-1/+3
| | | | | | | | call must not be callee-saved; following x86, add a new regclass to represent this. Also fixes a couple of bugs. Still disabled by default; Thumb doesn't work yet. llvm-svn: 106053
* generate better code in CheckComplexPatternChris Lattner2010-06-141-2/+3
| | | | llvm-svn: 105970
* Add the last of the SemaChecking-gen code.Nate Begeman2010-06-141-2/+45
| | | | llvm-svn: 105929
* Add a helping of commentsNate Begeman2010-06-131-8/+105
| | | | | | Add code for generating bits of semachecking llvm-svn: 105907
* declare a class with 'class' instead of struct to avoid tag mismatch Chris Lattner2010-06-121-1/+1
| | | | | | warnings, and don't shift by a bool. Patch by Rizky Herucakra! llvm-svn: 105886
* Add generic vector support for bitselect & element byteswapNate Begeman2010-06-122-31/+75
| | | | llvm-svn: 105874
* More AVX instructions ({ADD,SUB,MUL,DIV}{SS,SD}rm)Bruno Cardoso Lopes2010-06-111-1/+8
| | | | | | Introduce the VEX_X field llvm-svn: 105859
* Add instruction encoding for the Neon VMOV immediate instruction. This changesBob Wilson2010-06-111-4/+1
| | | | | | | | | | | the machine instruction representation of the immediate value to be encoded into an integer with similar fields as the actual VMOV instruction. This makes things easier for the disassembler, since it can just stuff the bits into the immediate operand, but harder for the asm printer since it has to decode the value to be printed. Testcase for the encoding will follow later when MC has more support for ARM. llvm-svn: 105836
* Add support for polynomial type, for polynomial multiplyNate Begeman2010-06-101-0/+2
| | | | llvm-svn: 105792
* Teach tablegen to allow "let" expressions inside multiclasses,Bruno Cardoso Lopes2010-06-102-53/+43
| | | | | | providing more ways to factor out commonality from the records. llvm-svn: 105776
* NEON support for _lane ops, and multiplies by scalar.Nate Begeman2010-06-102-45/+79
| | | | llvm-svn: 105769
* Further refine types for operations which take scalars.Nate Begeman2010-06-091-8/+8
| | | | | | This will be used primarily by NEON shift intrinsics. llvm-svn: 105733
* How about ULL...Eric Christopher2010-06-091-1/+1
| | | | llvm-svn: 105726
* Specialize I-Class instructions better so that we have less work to do in ↵Nate Begeman2010-06-091-4/+20
| | | | | | | | codegen. Parenthesize macro args llvm-svn: 105682
* Handle instructions which need to be #defines for the purpose of capturing ↵Nate Begeman2010-06-092-24/+62
| | | | | | | | constant arguments Handle extract hi/lo with common code llvm-svn: 105666
* Reapply r105521, this time appending "LLU" to 64 bitBruno Cardoso Lopes2010-06-083-2/+10
| | | | | | immediates to avoid breaking the build. llvm-svn: 105652
* Fix a valgrind error.Nate Begeman2010-06-081-1/+1
| | | | llvm-svn: 105600
* Refine BuiltinsARM.def types a bit, we should do a better job of this to ↵Nate Begeman2010-06-081-2/+4
| | | | | | save some c++ code in CGBuiltins. llvm-svn: 105598
* ARM NEON:Nate Begeman2010-06-082-11/+55
| | | | | | | fix vcvt naming handle vdup, vcombine with generic vector code llvm-svn: 105588
* clang codegen supportNate Begeman2010-06-071-73/+83
| | | | llvm-svn: 105531
* revert r105521, which is breaking the buildbots with stuff like this:Chris Lattner2010-06-052-9/+1
| | | | | | | | | | | | | | In file included from X86InstrInfo.cpp:16: X86GenInstrInfo.inc:2789: error: integer constant is too large for 'long' type X86GenInstrInfo.inc:2790: error: integer constant is too large for 'long' type X86GenInstrInfo.inc:2792: error: integer constant is too large for 'long' type X86GenInstrInfo.inc:2793: error: integer constant is too large for 'long' type X86GenInstrInfo.inc:2808: error: integer constant is too large for 'long' type X86GenInstrInfo.inc:2809: error: integer constant is too large for 'long' type X86GenInstrInfo.inc:2816: error: integer constant is too large for 'long' type X86GenInstrInfo.inc:2817: error: integer constant is too large for 'long' type llvm-svn: 105524
* Initial AVX support for some instructions. No patterns matchedBruno Cardoso Lopes2010-06-052-1/+9
| | | | | | yet, only assembly encoding support. llvm-svn: 105521
* Teach tablegen to support 'defm' inside multiclasses.Bruno Cardoso Lopes2010-06-052-10/+42
| | | | llvm-svn: 105519
* Handle multi-vector returns and args.Nate Begeman2010-06-041-24/+71
| | | | llvm-svn: 105496
* Additional fixes to BuiltinsARM.def generator, on to clang codegen.Nate Begeman2010-06-041-9/+38
| | | | llvm-svn: 105488
* Progress on generating BuiltinsARM.def, still some duplicates to work out.Nate Begeman2010-06-041-3/+110
| | | | llvm-svn: 105461
* BuiltinsARM.def emitter, still needs a substantial bit of tweaking to ↵Nate Begeman2010-06-043-71/+119
| | | | | | lighten the load on clang. llvm-svn: 105456
* Mangle __builtin_neon_* names appropriately.Nate Begeman2010-06-042-30/+97
| | | | | | Add skeleton of support for emitting the list of prototypes for BuiltinsARM.def llvm-svn: 105443
* Add some additional capabilities to the neon emitterNate Begeman2010-06-031-4/+31
| | | | llvm-svn: 105416
* Early implementation of tail call for ARM.Dale Johannesen2010-06-031-0/+7
| | | | | | | | | A temporary flag -arm-tail-calls defaults to off, so there is no functional change by default. Intrepid users may try this; simple cases work but there are bugs. llvm-svn: 105413
* arm_neon.h now makes it through clang and generates appropriate code for ↵Nate Begeman2010-06-031-19/+112
| | | | | | | | those functions which can use generic vector operators rather than __builtin_neon_* llvm-svn: 105380
* arm_neon.h emitter now mostly complete for the purposes of initial testing.Nate Begeman2010-06-021-10/+81
| | | | llvm-svn: 105349
* Pacify recent gcc: remove a pointless const qualifier.Duncan Sands2010-06-021-1/+1
| | | | llvm-svn: 105318
* Checkpoint; handle 'int' and 'void' correctlyNate Begeman2010-06-021-25/+52
| | | | llvm-svn: 105316
* Emit full function prototypes. Definitions & typedefs to come.Nate Begeman2010-06-021-16/+72
| | | | llvm-svn: 105315
* Checkpoint arm_neon.h generation with tablegenNate Begeman2010-06-021-13/+241
| | | | llvm-svn: 105307
* Fix commentAlexis Hunt2010-06-011-1/+1
| | | | llvm-svn: 105297
* Allow for creation of clang DeclNodes tables.Alexis Hunt2010-05-303-52/+131
| | | | | | | | The StmtNodes generator has been generalized to allow for the creation of DeclNodes tables as well, and another emitter was added for DeclContexts. llvm-svn: 105164
* Emit TargetRegisterInfo::composeSubRegIndices().Jakob Stoklund Olesen2010-05-281-18/+114
| | | | | | Also verify that all subregister indices compose unambiguously. llvm-svn: 105064
* Comment out some code in prep for actual .td file checkpoint.Nate Begeman2010-05-281-3/+2
| | | | llvm-svn: 104927
* Fix build breakage.Eli Friedman2010-05-281-1/+1
| | | | llvm-svn: 104912
* Add support to tablegen for auto-generating arm_neon.h from a tablegen ↵Nate Begeman2010-05-284-0/+104
| | | | | | | | | | | description of the intrinsics. The goal is to auto-generate both support for GCC-style (vector) and ARM-style (struct of vector) intrinsics. This is work in progress, but will be completed soon. llvm-svn: 104910
* Simplify raw_ostream usage.Dan Gohman2010-05-271-45/+37
| | | | llvm-svn: 104874
* Minor code simplification.Dan Gohman2010-05-271-9/+9
| | | | llvm-svn: 104845
* AsmMatcher: Ensure classes are totally ordered, so we can std::sort them ↵Daniel Dunbar2010-05-271-1/+10
| | | | | | reliably. llvm-svn: 104806
* Check that inherited subregisters all have a direct SubRegIndex.Jakob Stoklund Olesen2010-05-261-2/+25
| | | | llvm-svn: 104755
OpenPOWER on IntegriCloud