summaryrefslogtreecommitdiffstats
path: root/llvm/utils/TableGen/SubtargetEmitter.cpp
Commit message (Expand)AuthorAgeFilesLines
* Replace string GNU Triples with llvm::Triple in MCSubtargetInfo and create*MC...Daniel Sanders2015-06-101-4/+5
* Use std::bitset for SubtargetFeatures.Michael Kuperstein2015-05-261-30/+27
* Reverting r237234, "Use std::bitset for SubtargetFeatures"Michael Kuperstein2015-05-131-27/+30
* Use std::bitset for SubtargetFeaturesMichael Kuperstein2015-05-131-30/+27
* Fix tablegen's PrintFatalError function to run registered fileJames Y Knight2015-05-111-4/+2
* Revert "Use std::bitset for SubtargetFeatures"Michael Kuperstein2015-03-241-27/+30
* Use std::bitset for SubtargetFeaturesMichael Kuperstein2015-03-241-30/+27
* Another set of missing raw_ostream.h. Still no functional change.Benjamin Kramer2015-03-231-0/+1
* TableGen: Use 'enum : uint64_t' for feature flags to fix -WmicrosoftReid Kleckner2015-03-091-29/+16
* Reverting r229831 due to multiple ARM/PPC/MIPS build-bot failures.Michael Kuperstein2015-02-191-36/+52
* Use std::bitset for SubtargetFeaturesMichael Kuperstein2015-02-191-52/+36
* Replace size method call of containers to empty method where appropriateAlexander Kornienko2015-01-151-1/+1
* Update SetVector to rely on the underlying set's insert to return a pair<iter...David Blaikie2014-11-191-2/+2
* Tablegen scheduling models don't reference empty itineraries as of r216919, s...Pete Cooper2014-09-021-4/+5
* Change MCSchedModel to be a struct of statically initialized data.Pete Cooper2014-09-021-4/+4
* Move Post RA Scheduling flag bit into SchedMachineModelSanjay Patel2014-07-151-0/+4
* Move late partial-unrolling thresholds into the processor definitionsHal Finkel2014-05-081-0/+1
* Debug.h already includes raw_ostream.h, no need to include it again.Eric Christopher2014-05-071-1/+0
* ArrayRef-ize the Feature and Processor tables for SubtargetFeatures.Eric Christopher2014-05-061-12/+12
* [C++11] Use 'nullptr' in tablegen output files.Craig Topper2014-04-301-1/+1
* [Modules] Fix potential ODR violations by sinking the DEBUG_TYPEChandler Carruth2014-04-221-2/+2
* [C++11] More 'nullptr' conversion. In some cases just using a boolean check i...Craig Topper2014-04-151-6/+6
* [C++11] Add 'override' keyword to virtual methods that override their base cl...Craig Topper2014-03-091-1/+1
* Mark the x86 machine model as incomplete. PR17367.Andrew Trick2013-09-251-0/+5
* Support BufferSize on ProcResGroup for unified MOp schedulers.Andrew Trick2013-06-151-5/+1
* Machine Model: Add MicroOpBufferSize and resource BufferSize.Andrew Trick2013-06-151-10/+7
* SubtargetEmitter fixArnold Schwaighofer2013-06-051-1/+1
* Revert series of sched model patches until I figure out what is going on.Arnold Schwaighofer2013-06-041-1/+1
* SubtargetEmitter fixArnold Schwaighofer2013-06-041-1/+1
* Machine model: Generate table entries for super-resources.Andrew Trick2013-04-231-14/+23
* Machine model: rewrite a tablegen loop to avoid comparing record pointers.Andrew Trick2013-04-231-8/+4
* TableGen SubtargetEmitter fix to allow A9 and Swift to coexist.Andrew Trick2013-03-261-1/+16
* Machine model. Allow mixed itinerary classes and SchedRW lists.Andrew Trick2013-03-161-43/+35
* Fix r177112: Add ProcResGroup.Andrew Trick2013-03-141-1/+3
* MachineModel: Add a ProcResGroup class.Andrew Trick2013-03-141-12/+75
* MIsched machine model: tablegen subtarget emitter improvement.Andrew Trick2013-03-011-1/+14
* MIsched: add an ILP window property to machine model.Andrew Trick2013-01-091-0/+1
* Sort the #include lines for utils/...Chandler Carruth2012-12-041-3/+3
* Fix a build problem with xlc. The error message wasRafael Espindola2012-11-021-1/+1
* Remove exception handling usage from tblgen.Joerg Sonnenberger2012-10-251-7/+7
* misched: Generate IsBuffered flag for machine resources.Andrew Trick2012-10-101-4/+4
* TableGen subtarget emitter, nearly first class support for SchedAlias.Andrew Trick2012-10-031-8/+14
* Cleanup TableGen subtarget emitter.Andrew Trick2012-10-031-2/+6
* Machine Model (-schedmodel only). Added SchedAliases.Andrew Trick2012-09-221-22/+82
* SchedMachineModel: compress the CPU's WriteLatencyTable.Andrew Trick2012-09-191-7/+26
* Replaced ReInitMCSubtargetInfo with InitMCProcessor.Andrew Trick2012-09-181-1/+2
* TableGen subtarget emitter. Generate resolveSchedClass generated hook for res...Andrew Trick2012-09-181-0/+84
* TableGen subtarget emitter. Remove unnecessary header dependence.Andrew Trick2012-09-181-0/+1
* TableGen subtarget emitter. Initialize MCSubtargetInfo with the new machine m...Andrew Trick2012-09-181-6/+25
* Backout the wrong subtarget emitter fixAndrew Trick2012-09-171-1/+1
OpenPOWER on IntegriCloud