summaryrefslogtreecommitdiffstats
path: root/llvm/utils/TableGen/RegisterBankEmitter.cpp
Commit message (Expand)AuthorAgeFilesLines
* Update the file headers across all of the LLVM projects in the monorepoChandler Carruth2019-01-191-4/+3
* Rename DEBUG macro to LLVM_DEBUG.Nicola Zaghen2018-05-141-2/+4
* [globalisel][regbank] Warn about MIR ambiguities when register bank/class nam...Daniel Sanders2017-11-011-0/+13
* Revert "[ADT] Make Twine's copy constructor private."Zachary Turner2017-10-111-2/+2
* [ADT] Make Twine's copy constructor private.Zachary Turner2017-10-111-2/+2
* TableGen support for parameterized register class informationKrzysztof Parzyszek2017-09-141-3/+6
* [TableGen] Fix some mismatches in the use of Namespace fields versus Target n...Craig Topper2017-07-071-1/+1
* [TableGen] Adapt more places to getValueAsString now returning a StringRef in...Craig Topper2017-05-311-1/+1
* TableGen: Fix infinite recursion in RegisterBankEmitterTom Stellard2017-01-301-3/+11
* [globalisel] Fix an unused variable warning when NDEBUG is defined.Daniel Sanders2017-01-201-1/+1
* Re-commit: [globalisel] Tablegen-erate current Register Bank InformationDaniel Sanders2017-01-191-0/+312
* Re-revert: [globalisel] Tablegen-erate current Register Bank InformationDaniel Sanders2017-01-181-309/+0
* Re-commit: [globalisel] Tablegen-erate current Register Bank InformationDaniel Sanders2017-01-181-0/+309
* Revert r292132: [globalisel] Tablegen-erate current Register Bank Information...Daniel Sanders2017-01-161-309/+0
* [globalisel] Tablegen-erate current Register Bank InformationDaniel Sanders2017-01-161-0/+309
OpenPOWER on IntegriCloud