summaryrefslogtreecommitdiffstats
path: root/llvm/tools/llvm-mca/Scheduler.cpp
Commit message (Expand)AuthorAgeFilesLines
* [llvm-mca] Improve a few debug prints. NFCAndrea Di Biagio2018-07-131-3/+3
* [llvm-mca] improve the instruction issue logic implemented by the Scheduler.Andrea Di Biagio2018-07-061-7/+22
* [llvm-mca] Avoid calling method update() on instructions that are already in ...Andrea Di Biagio2018-06-271-1/+2
* [llvm-mca] Removed wrong NDEBUG guards introduced by my last commit.Andrea Di Biagio2018-06-261-2/+0
* [llvm-mca] Remove unused header files and correctly guard some include header...Andrea Di Biagio2018-06-261-2/+5
* [llvm-mca] Rename Backend to Pipeline. NFC.Matt Davis2018-06-251-1/+1
* [llvm-mca] Introduce the ExecuteStage (was originally the Scheduler class).Matt Davis2018-06-141-150/+33
* [llvm-mca] Fixed a problem caused by an invalid use of a processor resource m...Andrea Di Biagio2018-05-311-9/+7
* [llvm-mca] Add the RetireStage. Matt Davis2018-05-251-1/+1
* [llvm-mca] Make Dispatch a subclass of Stage.Matt Davis2018-05-171-1/+1
* [llvm-mca] Improved support for dependency-breaking instructions.Andrea Di Biagio2018-05-141-2/+1
* Rename DEBUG macro to LLVM_DEBUG.Nicola Zaghen2018-05-141-8/+11
* [llvm-mca] Avoid exposing index values in the MCA interfaces.Matt Davis2018-05-071-66/+66
* [llvm-mca] Correctly handle zero-latency stores that consume pipeline resources.Andrea Di Biagio2018-04-301-1/+2
* [MCA] [NFC] Remove unused Index formal from ResourceManager::issueInstructionMatt Davis2018-04-261-2/+2
* [llvm-mca] Remove method Instruction::isZeroLatency(). NFCIAndrea Di Biagio2018-04-251-1/+1
* [llvm-mca] Refactor the Scheduler interface in preparation for PR36663.Andrea Di Biagio2018-04-241-72/+83
* [llvm-mca] Ensure that instructions with a schedule read-advance are always i...Andrea Di Biagio2018-04-131-50/+41
* [llvm-mca] Removed unused argument from cycleEvent. NFCAndrea Di Biagio2018-04-121-1/+1
* [llvm-mca] Let the Scheduler notify dispatch stall events caused by the lack ...Andrea Di Biagio2018-04-111-16/+18
* [llvm-mca] Correctly set the ReadAdvance information for register use operands.Andrea Di Biagio2018-03-291-22/+52
* [llvm-mca] Make the resource cost a double.Andrea Di Biagio2018-03-231-5/+6
* [llvm-mca] Minor refactoring. NFCIAndrea Di Biagio2018-03-221-10/+3
* [llvm-mca] Simplify (and better standardize) the Instruction interface.Andrea Di Biagio2018-03-221-4/+3
* [llvm-mca] Simplify code. NFCAndrea Di Biagio2018-03-221-5/+7
* [llvm-mca] Remove const from a bunch of ArrayRef. NFCAndrea Di Biagio2018-03-201-4/+4
* [llvm-mca] Move the logic that computes the scheduler's queue usage to the Ba...Andrea Di Biagio2018-03-201-15/+39
* [llvm-mca] Move the routine that computes processor resource masks to its own...Andrea Di Biagio2018-03-201-31/+8
* [llvm-mca] Simplify code. NFCAndrea Di Biagio2018-03-191-26/+40
* [llvm-mca] Remove the logic that computes the reciprocal throughput, and make...Andrea Di Biagio2018-03-131-20/+0
* [llvm-mca] Use a const ArrayRef in a few places. NFCAndrea Di Biagio2018-03-131-8/+8
* [llvm-mca] Refactor event listeners to make the backend agnostic to event types.Clement Courbet2018-03-131-3/+18
* [llvm-mca] Views are now independent from resource masks. NFCIAndrea Di Biagio2018-03-101-1/+5
* [llvm-mca] Fix handling of zero-latency instructions.Andrea Di Biagio2018-03-081-0/+1
* [llvm-mca] LLVM Machine Code Analyzer.Andrea Di Biagio2018-03-081-0/+458
OpenPOWER on IntegriCloud