| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | [llvm-mca][BtVer2] teach how to identify false dependencies on partially written | Andrea Di Biagio | 2018-07-15 | 1 | -11/+24 |
| * | [llvm-mca] Add HardwareUnit and Context classes. | Matt Davis | 2018-07-06 | 1 | -3/+5 |
| * | [llvm-mca] Use a WriteRef to describe register writes in class RegisterFile. | Andrea Di Biagio | 2018-06-28 | 1 | -12/+10 |
| * | [llvm-mca] Updates comment in code, and remove some stale comments. NFC | Andrea Di Biagio | 2018-06-21 | 1 | -66/+63 |
| * | [llvm-mca] Move the RegisterFile class into its own translation unit. NFC | Matt Davis | 2018-05-16 | 1 | -0/+162 |
 |
index : bcm5719-llvm | |
| Project Ortega BCM5719 LLVM | Raptor Computing Systems |
| summaryrefslogtreecommitdiffstats |
|