summaryrefslogtreecommitdiffstats
path: root/llvm/tools/llvm-mca/Instruction.h
Commit message (Expand)AuthorAgeFilesLines
* [llvm-mca] Introduce the llvm-mca library and organize the directory accordin...Matt Davis2018-08-271-449/+0
* [llvm-mca] Replace use of llvm::any_of with std::any_of.Andrea Di Biagio2018-08-211-2/+3
* [llvm-mca] Add method cycleEvent() to class Scheduler. NFCIAndrea Di Biagio2018-08-211-3/+16
* [llvm-mca] Reformat a few lines (fix spacing). NFC.Matt Davis2018-08-171-3/+1
* [llvm-mca] Speed up the computation of the wait/ready/issued sets in the Sche...Andrea Di Biagio2018-08-031-1/+4
* [llvm-mca][BtVer2] Teach how to identify dependency-breaking idioms.Andrea Di Biagio2018-07-311-3/+10
* [llvm-mca][BtVer2] teach how to identify false dependencies on partially writtenAndrea Di Biagio2018-07-151-1/+11
* [llvm-mca] A write latency cannot be a negative value. NFCAndrea Di Biagio2018-07-061-6/+4
* [llvm-mca] improve the instruction issue logic implemented by the Scheduler.Andrea Di Biagio2018-07-061-1/+9
* [llvm-mca] Remove field HasReadAdvanceEntries from class ReadDescriptor.Andrea Di Biagio2018-06-291-5/+0
* [llvm-mca] Use a WriteRef to describe register writes in class RegisterFile.Andrea Di Biagio2018-06-281-0/+30
* [llvm-mca] Avoid calling method update() on instructions that are already in ...Andrea Di Biagio2018-06-271-7/+9
* [llvm-mca] Remove unused header files and correctly guard some include header...Andrea Di Biagio2018-06-261-0/+4
* [llvm-mca] Rename Backend to Pipeline. NFC.Matt Davis2018-06-251-4/+4
* [llvm-mca] Set the operand ID for implicit register reads/writes. NFCAndrea Di Biagio2018-06-221-32/+39
* [llvm-mca][X86] Teach how to identify register writes that implicitly clear t...Andrea Di Biagio2018-06-201-8/+9
* [llvm-mca] Correctly update the CyclesLeft of a register read in the presence...Andrea Di Biagio2018-06-051-0/+11
* [llvm-mca] Introduce a pipeline Stage class and FetchStage.Matt Davis2018-05-151-0/+1
* [llvm-mca] Improved support for dependency-breaking instructions.Andrea Di Biagio2018-05-141-0/+3
* [llvm-mca] Avoid exposing index values in the MCA interfaces.Matt Davis2018-05-071-0/+31
* Remove \brief commands from doxygen comments.Adrian Prantl2018-05-011-7/+7
* [llvm-mca] Remove method Instruction::isZeroLatency(). NFCIAndrea Di Biagio2018-04-251-1/+0
* [llvm-mca] Do not assume that implicit reads cannot be associated with ReadAd...Andrea Di Biagio2018-04-021-5/+6
* [llvm-mca] Correctly set the ReadAdvance information for register use operands.Andrea Di Biagio2018-03-291-1/+13
* [llvm-mca] run clang-format on all files.Andrea Di Biagio2018-03-241-1/+0
* [llvm-mca] Minor refactoring. NFCIAndrea Di Biagio2018-03-221-3/+0
* [llvm-mca] Simplify (and better standardize) the Instruction interface.Andrea Di Biagio2018-03-221-12/+4
* [llvm-mca] Simplify code. NFCAndrea Di Biagio2018-03-221-15/+3
* [llvm-mca] Use llvm::make_unique in a few places. NFCAndrea Di Biagio2018-03-201-2/+2
* [llvm-mca] Move the logic that updates the register files from InstrBuilder t...Andrea Di Biagio2018-03-141-3/+5
* [llvm-mca] LLVM Machine Code Analyzer.Andrea Di Biagio2018-03-081-0/+336
OpenPOWER on IntegriCloud