summaryrefslogtreecommitdiffstats
path: root/llvm/test/Transforms/LoopVectorize
Commit message (Expand)AuthorAgeFilesLines
...
* [LoopVectorize] add tests for funnel shifts; NFCSanjay Patel2018-11-121-0/+52
* [SystemZ] Rework getInterleavedMemoryOpCost()Jonas Paulsson2018-11-021-0/+149
* [LV] Avoid vectorizing loops under opt for size that involve SCEV checksAyal Zaks2018-11-022-0/+114
* [LV] Support vectorization of interleave-groups that require an epilog underDorit Nuzman2018-10-311-70/+235
* [LoopVectorizer] Fix for cost values of memory accesses.Jonas Paulsson2018-10-302-0/+55
* Revert r344172: [LV] Add a new reduction pattern matchRenato Golin2018-10-271-666/+0
* [CostModel][X86] Add realistic vXi64 uitofp vXf64 costsSimon Pilgrim2018-10-251-2/+3
* [LV] Don't have fold-tail under optsize invalidate interleave-groups whenDorit Nuzman2018-10-241-0/+387
* [InstCombine] use 'match' to handle vectors and simplify codeSanjay Patel2018-10-231-2/+1
* [IAI,LV] Avoid creating a scalar epilogue due to gaps in interleave-groups when Dorit Nuzman2018-10-221-2/+112
* [LoopVectorize] Loop vectorization for minimum and maximumThomas Lively2018-10-191-0/+56
* [LV] Fold tail by masking to vectorize loops of arbitrary trip count under op...Ayal Zaks2018-10-183-22/+282
* [LV] Teach vectorizer about variant value store into uniform addressAnna Thomas2018-10-163-12/+470
* [LV] Add test checks when vectorizing loops under opt for size; NFCAyal Zaks2018-10-163-19/+253
* recommit 344472 after fixing build failure on ARM and PPC.Dorit Nuzman2018-10-143-0/+387
* revert 344472 due to failures.Dorit Nuzman2018-10-143-387/+0
* [IAI,LV] Add support for vectorizing predicated strided accesses using maskedDorit Nuzman2018-10-143-0/+387
* [InstCombine] reverse 'trunc X to <N x i1>' canonicalization; 2nd trySanjay Patel2018-10-101-176/+160
* revert r344082: [InstCombine] reverse 'trunc X to <N x i1>' canonicalizationSanjay Patel2018-10-101-160/+176
* [LV] Add a new reduction pattern matchRenato Golin2018-10-101-0/+666
* [LV] Move test for r343954 into x86 subdirectoryJustin Bogner2018-10-091-0/+0
* [InstCombine] reverse 'trunc X to <N x i1>' canonicalizationSanjay Patel2018-10-091-176/+160
* [LV] Do not create SCEVs on broken IR in emitTransformedIndex. PR39160Max Kazantsev2018-10-084-19/+112
* [IAI,LV] Avoid creating interleave-groups for predicated accesseDorit Nuzman2018-10-072-0/+102
* [LV][LAA] Vectorize loop invariant values stored into loop invariant addressAnna Thomas2018-09-253-1/+396
* [Loop Vectorizer] Abandon vectorization when no integer IV foundWarren Ristow2018-09-212-0/+54
* [VPlan] Implement initial vector code generation support for simple outer loops.Hideki Saito2018-09-142-0/+194
* [LV] Move InterleaveGroup and InterleavedAccessInfo to VectorUtils.h (NFC)Florian Hahn2018-09-121-1/+1
* InstCombine: move hasOneUse check to the top of foldICmpAddConstantTim Northover2018-09-103-5/+5
* [LV] Fix code gen for conditionally executed loads and storesAnna Thomas2018-09-072-0/+724
* [LV] First order recurrence phis should not be treated as uniformAnna Thomas2018-09-041-0/+22
* [InstCombine] Fold icmp ugt/ult (add nuw X, C2), C --> icmp ugt/ult X, (C - C2)Nicola Zaghen2018-09-043-5/+5
* Revert "[SCEV][NFC] Check NoWrap flags before lexicographical comparison of S...Roman Tereshin2018-08-271-4/+4
* Avoid dbg.value use-before-def in a few tests (NFC)Vedant Kumar2018-08-211-6/+6
* NFC: update the test comments in LV test about early exit loopsAnna Thomas2018-08-211-2/+14
* [LV] Vectorize loops where non-phi instructions used outside loopAnna Thomas2018-08-211-0/+147
* NFC: Add loop vectorizer tests showing various control flow within loop that ...Anna Thomas2018-08-211-0/+169
* add a missed case for binary op FMF propagation under select foldsMichael Berg2018-08-161-1/+1
* [LV] Teach about non header phis that have uses outside the loopAnna Thomas2018-08-141-6/+231
* NFC: Add a test to LV showing that reduction is not possible when reduction v...Anna Thomas2018-08-131-0/+39
* Revert "[LV][DebugInfo] Set DL to the middle block Icmp instruction"Anastasis Grammenos2018-07-271-33/+0
* [LV][DebugInfo] Set DL to the middle block Icmp instructionAnastasis Grammenos2018-07-271-0/+33
* [LV] Fix for PR38110, LV encountered llvm_unreachable() Hideki Saito2018-07-241-0/+50
* [DebugInfo][LoopVectorize] Preserve DL in induction PHI and AddAnastasis Grammenos2018-07-101-0/+10
* Revert "[InstCombine] Delay foldICmpUsingKnownBits until simple transforms ar...Max Kazantsev2018-07-061-1/+2
* NFC - Various typo fixes in testsGabor Buella2018-07-041-1/+1
* [DebugInfo][LoopVectorize] Preserve DL in generated phi instructionAnastasis Grammenos2018-07-041-0/+9
* [InstCombine] Delay foldICmpUsingKnownBits until simple transforms are doneMax Kazantsev2018-07-031-2/+1
* [AArch64] Add custom lowering for v4i8 trunc storeAdhemerval Zanella2018-06-271-1/+0
* Revert r335513: [SCEVExp] Advance found insertion pointFlorian Hahn2018-06-251-61/+0
OpenPOWER on IntegriCloud