summaryrefslogtreecommitdiffstats
path: root/llvm/test/Transforms/LoopVectorize/interleaved-accesses-pred-stores.ll
Commit message (Expand)AuthorAgeFilesLines
* Revert "Temporarily Revert "Add basic loop fusion pass.""Eric Christopher2019-04-171-0/+165
* Temporarily Revert "Add basic loop fusion pass."Eric Christopher2019-04-171-165/+0
* recommit 344472 after fixing build failure on ARM and PPC.Dorit Nuzman2018-10-141-0/+1
* revert 344472 due to failures.Dorit Nuzman2018-10-141-1/+0
* [IAI,LV] Add support for vectorizing predicated strided accesses using maskedDorit Nuzman2018-10-141-0/+1
* [LV] Test once if vector trip count is zero, instead of twiceAyal Zaks2017-07-191-3/+3
* Reapply "[LV] Enable vectorization of loops with conditional stores by default"Matthew Simpson2016-12-161-1/+1
* Revert r289863: [LV] Enable vectorization of loops with conditionalChandler Carruth2016-12-161-1/+1
* [LV] Enable vectorization of loops with conditional stores by defaultMatthew Simpson2016-12-151-1/+1
* [ValueTracking] Teach computeKnownBits about [su]min/maxDavid Majnemer2016-08-061-3/+3
* [LV] Allow interleaved accesses in loops with predicated blocksMatthew Simpson2016-07-141-0/+164
OpenPOWER on IntegriCloud