summaryrefslogtreecommitdiffstats
path: root/llvm/test/Transforms/LoopVectorize/ARM
Commit message (Expand)AuthorAgeFilesLines
* Revert "r306473 - re-commit r306336: Enable vectorizer-maximize-bandwidth by ...Teresa Johnson2017-07-011-3/+3
* re-commit r306336: Enable vectorizer-maximize-bandwidth by default.Teresa Johnson2017-07-011-3/+3
* revert r306336 for breaking ppc test.Teresa Johnson2017-07-011-3/+3
* Enable vectorizer-maximize-bandwidth by default.Teresa Johnson2017-07-011-3/+3
* Revert "r306473 - re-commit r306336: Enable vectorizer-maximize-bandwidth by ...Daniel Jasper2017-06-301-3/+3
* re-commit r306336: Enable vectorizer-maximize-bandwidth by default.Dehao Chen2017-06-271-3/+3
* revert r306336 for breaking ppc test.Dehao Chen2017-06-261-3/+3
* Enable vectorizer-maximize-bandwidth by default.Dehao Chen2017-06-261-3/+3
* Revert "Enable vectorizer-maximize-bandwidth by default."Diana Picus2017-06-221-3/+3
* Enable vectorizer-maximize-bandwidth by default.Dehao Chen2017-06-211-3/+3
* [TargetTransformInfo] getIntrinsicInstrCost() scalarization estimation improvedJonas Paulsson2017-03-141-2/+2
* [ARM/AArch64] Update costs for interleaved accesses with wide typesMatthew Simpson2017-03-021-20/+35
* [ARM] Make f16 interleaved accesses expensive.Ahmed Bougacha2017-02-111-0/+31
* [LV] Add new ARM/AArch64 interleaved access cost model tests (NFC)Matthew Simpson2017-02-071-0/+64
* [LV] Simplify ARM/AArch64 interleaved access cost model tests (NFC)Matthew Simpson2017-02-071-28/+26
* [Verifier] Add verification for TBAA metadataSanjoy Das2016-12-111-1/+1
* Second attempt at r285517.Dorit Nuzman2016-10-311-1/+1
* Revert r285517 due to build failures.Dorit Nuzman2016-10-301-1/+1
* [LoopVectorize] Make interleaved-accesses analysis less conservative aboutDorit Nuzman2016-10-301-1/+1
* [ARM] AArch32 v8 NEON is still not IEEE-754 compliantRenato Golin2016-04-181-14/+8
* [test] Require 'asserts' for a test which uses -debug-onlyVedant Kumar2016-04-141-0/+1
* [ARM] Adding IEEE-754 SIMD detection to loop vectorizerRenato Golin2016-04-141-0/+335
* Simplify testcase added in r246759. NFCSilviu Baranga2015-09-041-43/+11
* Fix IRBuilder CreateBitOrPointerCast for vector typesSilviu Baranga2015-09-031-0/+69
* [ARM] Turn on by default interleaved access vectorizationSilviu Baranga2015-09-011-1/+1
* The tests added in r243270 require asserts to be enabledSilviu Baranga2015-07-271-1/+1
* Fix the tests added in r243270. Use 2>&1 instead of |&Silviu Baranga2015-07-271-1/+1
* [ARM/AArch64] Fix cost model for interleaved accessesSilviu Baranga2015-07-271-0/+39
* [opaque pointer type] Add textual IR support for explicit type parameter to l...David Blaikie2015-02-275-26/+26
* [opaque pointer type] Add textual IR support for explicit type parameter to g...David Blaikie2015-02-274-16/+16
* Reduce verbiage of lit.local.cfg filesAlp Toker2014-06-091-2/+1
* LoopVectorizer: Enable unrolling of conditional stores and the load/storeArnold Schwaighofer2014-02-021-0/+3
* ARMTTI: We don't have 16 allocatable scalar registersArnold Schwaighofer2014-02-011-0/+36
* ARM cost model: Unaligned vectorized double stores are expensiveArnold Schwaighofer2013-10-291-9/+9
* [tests] Cleanup initialization of test suffixes.Daniel Dunbar2013-08-161-2/+0
* Update Transforms tests to use CHECK-LABEL for easier debugging. No functiona...Stephen Lin2013-07-142-4/+4
* ARM cost model: Add cost for gather/scatherArnold Schwaighofer2013-07-121-0/+88
* Adding simple cast cost to ARMRenato Golin2013-01-291-0/+114
* ARM Cost Model: Modify the target independent cost model to askNadav Rotem2013-01-111-3/+3
* ARM Cost Model: We need to detect the max bitwidth of types in the loop in o...Nadav Rotem2013-01-111-0/+52
* ARM Cost model: Use the size of vector registers and widest vectorizable inst...Nadav Rotem2013-01-091-0/+60
* ARM Cost Model: Add a basic vectorization unrolling test.Nadav Rotem2013-01-091-3/+10
* Cost Model: Move the 'max unroll factor' variable to the TTI and add initial ...Nadav Rotem2013-01-092-0/+31
OpenPOWER on IntegriCloud