| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | [AArch64] Turn on by default interleaved access vectorization | Silviu Baranga | 2015-09-01 | 1 | -2/+2 |
| * | [LoopVectorize] Teach Loop Vectorizor about interleaved memory accesses. | Hao Liu | 2015-06-08 | 1 | -20/+17 |
| * | [opaque pointer type] Add textual IR support for explicit type parameter to l... | David Blaikie | 2015-02-27 | 1 | -18/+18 |
| * | [opaque pointer type] Add textual IR support for explicit type parameter to g... | David Blaikie | 2015-02-27 | 1 | -4/+4 |
| * | Move the target specific test case arbitrary-induction-step.ll to test/Transf... | Hao Liu | 2015-01-30 | 1 | -0/+150 |
 |
index : bcm5719-llvm | |
| Project Ortega BCM5719 LLVM | Raptor Computing Systems |
| summaryrefslogtreecommitdiffstats |
|