summaryrefslogtreecommitdiffstats
path: root/llvm/test/MachineVerifier/verify-regops.mir
Commit message (Collapse)AuthorAgeFilesLines
* [MachineVerifier] Improve checks of target instructions operands.Jonas Paulsson2019-12-031-0/+37
While working with a patch for instruction selection, the splitting of a large immediate ended up begin treated incorrectly by the backend. Where a register operand should have been created, it instead became an immediate. To my surprise the machine verifier failed to report this, which at the time would have been helpful. This patch improves the verifier so that it will report this type of error. This patch XFAILs CodeGen/SPARC/fp128.ll, which has been reported at https://bugs.llvm.org/show_bug.cgi?id=44091 Review: thegameg, arsenm, fhahn https://reviews.llvm.org/D63973
OpenPOWER on IntegriCloud