summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/X86/intel-syntax.s
Commit message (Expand)AuthorAgeFilesLines
* [X86][AsmParser] Ignore "short" even harder in Intel syntax ASM.David L. Jones2019-05-161-0/+4
* [X86] Print all register forms of x87 fadd/fsub/fdiv/fmul as having two argum...Craig Topper2019-02-041-42/+42
* [X86] Print %st(0) as %st when its implicit to the instruction. Continue prin...Craig Topper2019-02-041-6/+6
* Revert r352985 "[X86] Print %st(0) as %st to match what gcc inline asm uses a...Craig Topper2019-02-041-33/+33
* [X86] Print %st(0) as %st to match what gcc inline asm uses as the clobber na...Craig Topper2019-02-031-33/+33
* [X86] Allow base and index for gather instructions to appear in other order f...Craig Topper2018-06-251-0/+5
* [X86][AsmParser] In Intel syntax make sure we support ESP/RSP being the secon...Craig Topper2018-06-221-0/+8
* [X86] Don't accept (%si,%bp) 16-bit address expressions.Craig Topper2018-06-221-0/+1
* [X86] Remove 'opaque ptr' from the intel syntax parser and printer.Craig Topper2018-05-011-2/+2
* [X86] Add a Requires<[In64BitMode]> to FARJMP64Craig Topper2018-04-301-1/+1
* [X86] Remove support for accepting 'fnstsw %eax' and 'fnstsw %al'.Craig Topper2018-04-301-4/+0
* [X86] Make 64-bit sysret/sysexit not ambiguous in Intel assembly syntax.Craig Topper2018-04-291-0/+9
* [X86] Change 32 and 64 bit versions of LSL instruction have a 16-bit memory o...Craig Topper2018-02-151-0/+8
* Fix incorrect operand sizes for some MMX instructions: punpcklwd, punpcklbw a...Andrew V. Tischenko2017-12-291-0/+8
* [X86] Change register&memory TEST instructions from MRMSrcMem to MRMDstMemCraig Topper2017-10-011-8/+8
* [x86][AsmParser] Allow some more MS size directivesCoby Tayree2017-09-281-0/+7
* [X86AsmParser] Refactoring, (almost) NFC.Coby Tayree2017-08-241-9/+19
* [X86][Asm]Allow far jmp/call to be picked when using explicit FWORD size spec...Coby Tayree2017-08-091-0/+9
* X86 Asm uses assertions instead of proper diagnostic. This patch fixes that.Andrew V. Tischenko2017-07-251-1/+44
* revert: [llvm] r308609 - This patch added some test cases to demonsrate the i...Simon Pilgrim2017-07-201-50/+1
* This patch added some test cases to demonsrate the issues described in Bug 33...Andrew V. Tischenko2017-07-201-1/+50
* [X86]Enable the use of 'mov' with a 64bit GPR and a large immediateCoby Tayree2017-01-251-0/+2
* small fixup which enables the issuing of the aforementioned instruction (w/o ...Coby Tayree2016-11-211-0/+2
* AVX512F: Add GATHER/SCATTER assembler Intel syntax tests for knl/skx/avx . Ch...Igor Breger2016-02-251-2/+2
* [X86] - Removing warning on legal cases caused by commit r258132Marina Yatsina2016-01-211-1/+16
* [X86] Add support for "xlat m8"Marina Yatsina2016-01-191-0/+4
* [X86] Adding support for missing variations of X86 string related instructionsMarina Yatsina2016-01-191-0/+24
* dding test for fnstswMichael Zuckerman2015-12-081-0/+2
* [X86] Adding support for FWORD type for MS inline asmMarina Yatsina2015-12-071-0/+3
* [X86] Add support for loopz, loopnz for Intel syntaxMarina Yatsina2015-12-061-0/+5
* [X86] Add support for fcomip, fucomip for Intel syntaxMarina Yatsina2015-12-031-0/+5
* [x86] translating "fp" (floating point) instructions from {fadd,fdiv,fmul,fsu...Michael Zuckerman2015-11-121-0/+14
* [X86] Add support for mmword memory operand size for Intel-syntax x86 assemblyMichael Zuckerman2015-08-241-0/+3
* [X86] Fix FBLD and FBSTPMarina Yatsina2015-08-201-0/+5
* [X86] Fix bug in COMISD and COMISS definition in td filesMarina Yatsina2015-08-201-0/+10
* [X86] Add SAL mnemonics for Intel syntaxMarina Yatsina2015-08-111-0/+3
* [X86] Fix REPE, REPZ, REPNZ for intel syntaxMarina Yatsina2015-08-111-0/+13
* [X86] Fix imul alias for intel syntaxMarina Yatsina2015-08-111-0/+7
* [X86] Fix order of operands for ins and outs instructions when parsing intel ...Michael Kuperstein2015-07-231-0/+14
* [X86] Add support for tbyte memory operand size for Intel-syntax x86 assemblyMichael Kuperstein2015-07-191-0/+2
* [TableGen][AsmMatcherEmitter] Only parse isolated tokens as registers.Ahmed Bougacha2015-05-291-0/+3
* [X86] Make fxsave64/fxrstor64/xsave64/xsrstor64/xsaveopt64 parseable in AT&T ...Craig Topper2015-02-031-2/+2
* MC: Use @IMGREL instead of @IMGREL32, which we can't parseReid Kleckner2014-09-251-1/+1
* X86 MC: Handle instructions like fxsave that match multiple operand sizesReid Kleckner2014-08-271-2/+23
* MC: Split the x86 asm matcher implementations by dialectReid Kleckner2014-08-261-0/+34
* MS asm: Properly handle quoted symbol namesDavid Majnemer2014-06-191-0/+8
* MC: Fix Intel assembly parser for [global + offset]Reid Kleckner2014-03-041-0/+9
* Teach x86 asm parser to handle 'opaque ptr' in Intel syntax.Craig Topper2014-01-171-2/+2
* Fix intel syntax for 64-bit version of FXSAVE/FXRSTOR to use '64' suffix inst...Craig Topper2014-01-171-0/+6
* Fixing Intel format of the vshufpd instruction.Yunzhong Gao2013-09-271-0/+2
OpenPOWER on IntegriCloud