summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/Mips
Commit message (Expand)AuthorAgeFilesLines
* [mips][microMIPS] Implement EXTP, EXTPDP, EXTPDPV, EXTPV, EXTR[_RS].W, EXTR_S...Zlatko Buljan2015-11-172-0/+24
* [mips][microMIPS] Implement SUBQ[_S].PH, SUBQ_S.W, SUBQH[_R].PH, SUBQH[_R].W,...Zlatko Buljan2015-11-172-0/+18
* [Assembler] Make fatal assembler errors non-fatalOliver Stannard2015-11-174-4/+10
* [Assembler] Allow non-fatal errors after parsingOliver Stannard2015-11-172-2/+2
* [mips][microMIPS] Implement PRECEQ.W.PHL, PRECEQ.W.PHR, PRECEQU.PH.QBL, PRECE...Zlatko Buljan2015-11-172-0/+20
* Added microMIPSDSPr1 assembler and disassembler tests to existing microMIPSDS...Zlatko Buljan2015-11-172-3/+39
* [mips][microMIPS] Implement SHRA[_R].PH, SHRAV[_R].PH, SHRAV[_R].QB, SHRAV_R....Zlatko Buljan2015-11-136-0/+72
* Implement .reloc (constant offset only) with support for R_MIPS_NONE and R_MI...Daniel Sanders2015-11-122-0/+64
* [mips][microMIPS] Implement LWM16, SB16, SH16, SW16, SWSP and SWM16 instructionsZlatko Buljan2015-11-124-0/+74
* [mips] Move MC tests for the DSP ASE into the standard format.Daniel Sanders2015-11-112-97/+45
* [mips][ias] Range check uimm4 operands and fixed a bug this revealed.Daniel Sanders2015-11-063-0/+31
* [mips][ias] Range check uimm3 operands.Daniel Sanders2015-11-064-0/+20
* [mips][ias] Range check uimm2 operands and fix a bug this revealed.Daniel Sanders2015-11-069-5/+29
* [mips][ias] Range check uimmz operands.Daniel Sanders2015-11-062-0/+22
* Relax a few more overspecified tests.Rafael Espindola2015-11-031-1/+1
* [mips][microMIPS] Implement PAUSE, RDHWR, RDPGPR, SDBBP, SSNOP, SYNC, SYNCI a...Hrvoje Varga2015-10-282-8/+21
* [mips][microMIPS] Implement SHLL.PH, SHLL_S.PH, SHLL.QB, SHLLV.PH, SHLLV_S.PH...Zlatko Buljan2015-10-232-0/+10
* [mips][msa] Remove copy_u.d and move copy_u.w to MSA64.Daniel Sanders2015-10-212-36/+15
* [mips][microMIPS] Implement ADDQ.PH, ADDQ_S.W, ADDQH.PH, ADDQH.W, ADDSC, ADDU...Zlatko Buljan2015-10-192-0/+14
* [mips][microMIPS] Implement ABSQ.QB, ABSQ_S.PH, ABSQ_S.W, ABSQ_S.QB, INSV, MA...Zlatko Buljan2015-10-192-0/+10
* Commited two test files which are forgotten during commit of patch for http:/...Zlatko Buljan2015-10-161-0/+7
* [mips][microMIPS] Implement LB, LBE, LBU and LBUE instructionsHrvoje Varga2015-10-161-0/+4
* [mips][ias] Implement ulh macro.Daniel Sanders2015-10-153-2/+217
* [mips][microMIPS] Implement DPA.W.PH, DPAQ_S.W.PH, DPAQ_SA.L.W, DPAQX_S.W.PH,...Zlatko Buljan2015-10-151-1/+4
* [mips][microMIPS] Implement BREAK16, LI16, MOVE16, SDBBP16, SUBU16 and XOR16 ...Hrvoje Varga2015-10-152-0/+12
* [mips][microMIPS] Implement LLE and SCE instructionsHrvoje Varga2015-10-151-0/+6
* [mips][microMIPS] Implement LWLE, LWRE, SWLE and SWRE instructionsHrvoje Varga2015-10-152-0/+13
* [mips][micromips] Initial support for micrmomips DSP instructions and addu.qb...Zoran Jovanovic2015-10-121-0/+5
* [mips][ias] Implement macro expansion when bcc has an immediate where a regis...Daniel Sanders2015-10-122-0/+81
* [mips][microMIPS] Implement JALRC16, JRCADDIUSP and JRC16 instructionsZoran Jovanovic2015-10-055-0/+33
* [mips] Changed the way symbols are handled in dla and la instructions to allo...Daniel Sanders2015-10-053-38/+75
* [mips][microMIPS] Implement CACHEE, WRPGPR and WSBH instructionsZoran Jovanovic2015-10-014-0/+13
* [mips] Handling of immediates bigger than 16 bitsZoran Jovanovic2015-09-281-0/+273
* Use ELFOSABI_NONE instead of ELFOSABI_LINUX.Rafael Espindola2015-09-241-1/+1
* [mips][ias] Implement .cpreturn directive.Daniel Sanders2015-09-221-0/+19
* [mips] Allow constant expressions in second argument of .cpsetup.Daniel Sanders2015-09-211-44/+95
* [mips] Add assembler support for the .cprestore directive.Daniel Sanders2015-09-174-0/+228
* [mips][microMIPS] Implement TEQ, TGE, TGEU, TLT, TLTU and TNE instructionsZoran Jovanovic2015-09-174-1/+72
* [mips][microMIPS] Implement PREFX, LHUE, LBE, LBUE, LHE, LWE, SBE, SHE and SW...Zoran Jovanovic2015-09-167-2/+30
* [mips] Add support for branch-likely pseudo-instructionsZoran Jovanovic2015-09-154-10/+227
* [mips][microMIPS] Implement CACHEE and PREFE instructions for microMIPS32r6Zoran Jovanovic2015-09-151-0/+2
* [mips] Added support for various EVA ASE instructions.Daniel Sanders2015-09-1518-22/+242
* [mips][microMIPS] Implement ADDU16, AND16, ANDI16, NOT16, OR16, SLL16 and SRL...Zoran Jovanovic2015-09-091-0/+7
* [mips][microMIPS] Implement CACHEE and PREFE instructionsZoran Jovanovic2015-09-091-0/+6
* [mips][microMIPS] Implement LLE, LUI, LW and LWE instructionsZoran Jovanovic2015-09-081-0/+4
* [mips][microMIPS] Implement SB, SBE, SCE, SH and SHE instructionsZoran Jovanovic2015-09-081-0/+5
* [mips][microMIPS] Add microMIPS32r6 and microMIPS64r6 tests for existing 16-b...Zoran Jovanovic2015-09-084-0/+37
* [mips][microMIPS] Implement ABS.fmt, CEIL.L.fmt, CEIL.W.fmt, FLOOR.L.fmt, FLO...Zoran Jovanovic2015-09-071-1/+18
* [mips][microMIPS] Implement BC16, BEQZC16 and BNEZC16 instructionsZoran Jovanovic2015-09-074-0/+20
* [mips][microMIPS] Implement CVT.D.fmt, CVT.L.fmt, CVT.S.fmt, CVT.W.fmt, MAX.f...Zoran Jovanovic2015-09-072-0/+100
OpenPOWER on IntegriCloud