summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/Disassembler/PowerPC/ppc64-encoding-fp.txt
Commit message (Collapse)AuthorAgeFilesLines
* [Power9] Add new instructions for floating point status and control registers.Stefan Pintilie2017-08-281-0/+18
| | | | | | | | | Added the following P9 instructions: mffsce, mffscdrn, mffscdrni, mffscrn, mffscrni, mffsl Differential Revision: https://reviews.llvm.org/D37167 llvm-svn: 311903
* [PowerPC] Implement missing ISA 2.06 instructions.Tony Jiang2017-01-051-0/+18
| | | | | | | Instructions: fctidu[.], fctiwu[.], ftdiv, ftsqrt are not implemented. Implement them and add corresponding test cases in this patch. llvm-svn: 291116
* [PowerPC] Add assembler support for mcrfs and friendsHal Finkel2015-01-151-0/+18
| | | | | | | | | | Fill out our support for the floating-point status and control register instructions (mcrfs and friends). As it turns out, these are necessary for compiling src/test/harness_fp.h in TBB for PowerPC. Thanks to Raf Schietekat for reporting the issue! llvm-svn: 226070
* Add a disassembler to the PowerPC backendHal Finkel2013-12-191-0/+329
The tests for the disassembler were adapted from the encoder tests, and for the most part, the output from the disassembler matches that encoder-test inputs. There are some places where more-informative mnemonics could be produced (notably for the branch instructions), and those cases are noted in the tests with FIXMEs. Future work includes: - Generating more-informative mnemonics when possible (this may also be done in the printer). - Remove the dependence on positional "numbered" operand-to-variable mapping (for both encoding and decoding). - Internally using 64-bit instruction variants in 64-bit mode (if this turns out to matter). llvm-svn: 197693
OpenPOWER on IntegriCloud