summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/ARM/thumb-load-store-multiple.s
Commit message (Collapse)AuthorAgeFilesLines
* Correct POP handling for v7mJyoti Allur2015-01-141-5/+11
| | | | llvm-svn: 225972
* ARM: fix an off-by-one in the register list accessSaleem Abdulrasool2014-12-181-5/+13
| | | | | | | | | Fix an off-by-one access introduced in 224502 for push.w and pop.w with single register operands. Add test cases for both scenarios. Thanks to Asiri Rathnayake for pointing out the failure! llvm-svn: 224521
* ARM: improve instruction validation for thumb modeSaleem Abdulrasool2014-12-181-0/+86
The ARM Architecture Reference Manual states the following: LDM{,IA,DB}: The SP cannot be in the list. The PC can be in the list. If the PC is in the list: • the LR must not be in the list • the instruction must be either outside any IT block, or the last instruction in an IT block. POP: The PC can be in the list. If the PC is in the list: • the LR must not be in the list • the instruction must be either outside any IT block, or the last instruction in an IT block. PUSH: The SP and PC can be in the list in ARM instructions, but not in Thumb instructions. STM:{,IA,DB}: The SP and PC can be in the list in ARM instructions, but not in Thumb instructions. llvm-svn: 224502
OpenPOWER on IntegriCloud