summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/ARM/neon-bitwise-encoding.s
Commit message (Collapse)AuthorAgeFilesLines
* Add aliases for VAND imm to VBIC ~immRenato Golin2014-09-251-6/+51
| | | | | | | | | | | | | On ARM NEON, VAND with immediate (16/32 bits) is an alias to VBIC ~imm with the same type size. Adding that logic to the parser, and generating VBIC instructions from VAND asm files. This patch also fixes the validation routines for NEON splat immediates which were wrong. Fixes PR20702. llvm-svn: 218450
* The ARM NEON vector compare instructions take three arguments. However, the Joel Jones2013-02-141-1/+67
| | | | | | | | | | | | | | assembler should also accept a two arg form, as the docuemntation specifies that the first (destination) register is optional. This patch uses TwoOperandAliasConstraint to add the two argument form. It also fixes an 80-column formatting problem in: test/MC/ARM/neon-bitwise-encoding <rdar://problem/12909419> Clang rejects ARM NEON assembly instructions llvm-svn: 175221
* ARM: Add missing two-operand VBIC aliases.Jim Grosbach2012-05-021-0/+5
| | | | llvm-svn: 156019
* ARM: Update NEON assembly two-operand aliases.Jim Grosbach2012-04-201-0/+6
| | | | | | | | Use the new TwoOperandAliasConstraint to handle lots of the two-operand aliases for NEON instructions. There's still more to go, but this is a good chunk of them. llvm-svn: 155210
* ARM two-operand aliases for VAND/VEOR/VORR instructions.Jim Grosbach2011-12-071-0/+31
| | | | llvm-svn: 146095
* ARM parsing optional datatype suffix for VAND/VEOR/VORR instructions.Jim Grosbach2011-11-141-0/+177
| | | | | | rdar://10435076 llvm-svn: 144587
* Simplify some uses of utohexstr.Benjamin Kramer2011-11-071-2/+2
| | | | | | As a side effect hex is printed lowercase instead of uppercase now. llvm-svn: 144013
* Enable more encoded immediate tests.Jim Grosbach2011-10-181-5/+5
| | | | llvm-svn: 142415
* Un-XFAIL the file. Disable only the individual tests that aren't working yet.Jim Grosbach2011-10-041-6/+6
| | | | llvm-svn: 141099
* Tidy up. Formatting.Jim Grosbach2011-10-041-19/+27
| | | | llvm-svn: 141096
* Fix misspelled target triples in MC/ARM test commands.Bob Wilson2010-12-151-1/+1
| | | | llvm-svn: 121901
* Add codegen and encoding support for the immediate form of vbic.Owen Anderson2010-11-051-0/+4
| | | | llvm-svn: 118291
* Covert VORRIMM to be produced via early target-specific DAG combining, ↵Owen Anderson2010-11-031-0/+2
| | | | | | | | rather than legalization. This is both the conceptually correct place for it, as well as allowing it to be more aggressive. llvm-svn: 118204
* Add support for code generation of the one register with immediate form of vorr.Owen Anderson2010-11-031-0/+5
| | | | | | | We could be more aggressive about making this work for a larger range of constants, but this seems like a good start. llvm-svn: 118201
* Use ARM-style comment syntax.Owen Anderson2010-11-011-15/+15
| | | | llvm-svn: 117941
* Mark ARM subtarget features that are available for the assembler.Jim Grosbach2010-11-011-1/+1
| | | | llvm-svn: 117929
* Convert this test to .s form.Owen Anderson2010-10-291-0/+36
llvm-svn: 117682
OpenPOWER on IntegriCloud