summaryrefslogtreecommitdiffstats
path: root/llvm/test/MC/AMDGPU/vop_dpp.s
Commit message (Expand)AuthorAgeFilesLines
* [AMDGPU] Combine DPP mov with use instructions (VOP1/2/3)Valery Pykhtin2018-11-301-1/+0
* [AMDGPU][MC][VI][GFX9] Added support of SDWA/DPP for v_cndmask_b32Dmitry Preobrazhensky2018-04-161-0/+8
* [AMDGPU][MC][GFX9] Added v_screen_partition_4se_b32Dmitry Preobrazhensky2018-04-111-0/+5
* [AMDGPU][MC][GFX9] Added instructions v_cvt_norm_*16_f16, v_sat_pk_u8_i16Dmitry Preobrazhensky2018-04-021-0/+15
* [AMDGPU][MC][GFX8][GFX9] Corrected names of integer v_{add/addc/sub/subrev/su...Dmitry Preobrazhensky2017-11-201-9/+45
* AMDGPU: Remove -mcpu=SIMatt Arsenault2017-08-071-1/+1
* [AMDGPU] DPP: add support for GFX9Sam Kolton2017-04-271-127/+135
* [AMDGPU] Assembler: SDWA/DPP should not accept scalar registers and immediate...Sam Kolton2017-01-111-1/+31
* [AMDGPU] Assembler: support SDWA and DPP for VOP2b instructionsSam Kolton2016-12-271-0/+24
* AMDGPU: Fix name for v_ashrrev_i16Matt Arsenault2016-12-161-2/+2
* [AMDGPU] Assembler: support v_mac_f32 DPP and SDWA. Move getNamedOperandIdx t...Sam Kolton2016-10-071-1/+12
* [AMDGPU] AsmParser: disable DPP for unsupported instructions. New dpp tests. ...Sam Kolton2016-04-061-12/+363
* [AMDGPU] Assembler: Change dpp_ctrl syntax to match sp3Sam Kolton2016-03-181-20/+20
* [AMDGPU] Assembler: Support DPP instructions.Sam Kolton2016-03-091-0/+143
OpenPOWER on IntegriCloud