summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/vector-shuffle-256-v32.ll
Commit message (Expand)AuthorAgeFilesLines
* [AVX] Improve insertion of i8 or i16 into low element of 256-bit zero vectorSanjay Patel2015-04-021-2/+0
* [X86, AVX] use blends instead of insert128 with index 0Sanjay Patel2015-03-191-3/+3
* [x86] Run most of the rest of the shuffle combining over non-128-bitChandler Carruth2015-02-271-3/+1
* [x86] Make the v8i16 clever single-input shuffle lowering usable forChandler Carruth2015-02-271-1/+3
* [x86] Now that the new vector shuffle legality is enabled and everythingChandler Carruth2015-02-201-2/+2
* [x86] Teach the unpack lowering how to lower with an initial unpack inChandler Carruth2015-02-191-48/+29
* [x86] Remove the insanely over-aggressive unpack lowering strategy forChandler Carruth2015-02-191-55/+38
* [x86] Add initial basic support for forming blends of v16i8 vectors.Chandler Carruth2015-02-161-20/+18
* [X86] Add support for lowering shuffles to 256-bit PALIGNR instruction.Craig Topper2015-02-161-0/+175
* [X86] Remove some hard tab characters from tests.Craig Topper2015-02-161-4/+4
* [X86][AVX2] vpslldq/vpsrldq byte shifts for AVX2Simon Pilgrim2015-02-151-0/+34
* [x86] Teach the decomposed shuffle/blend lowering to use an early blendChandler Carruth2015-02-151-63/+35
* [SDAG] Teach the SelectionDAG to canonicalize vector shuffles of splatsChandler Carruth2015-02-151-3/+2
* [x86] Stop shuffling zero vectors. =]Chandler Carruth2015-02-151-4/+3
* [x86] When splitting 256-bit vectors into 128-bit vectors, don't extractChandler Carruth2015-02-151-81/+34
* [x86] Switch a collection of tests explicitly to the new vector shuffleChandler Carruth2015-02-151-2/+2
* [x86] Remove the now-default-on flag for the new vector shuffle loweringChandler Carruth2015-02-151-2/+2
* [x86] Mechanically update a bunch of tests' check lines using the latestChandler Carruth2015-02-041-9/+9
* [X86][SSE] psrl(w/d/q) and psll(w/d/q) bit shifts for SSE2Simon Pilgrim2015-02-031-0/+142
* [X86][AVX2] Enabled shuffle matching for the AVX2 zero extension (128bit -> 2...Simon Pilgrim2015-02-031-0/+68
* [x86] Add some tests for a common unpack pattern of vector shuffle thatChandler Carruth2014-11-221-0/+18
* [x86] Restructure the checking patterns for v16 and v32 avx2 vectorChandler Carruth2014-11-211-9/+6
* [x86] Teach the x86 vector shuffle lowering to detect mergable 128-bitChandler Carruth2014-11-211-15/+5
* [x86] Add a bunch of test cases to 256-bit shuffles that exerciseChandler Carruth2014-11-211-0/+89
* [x86] Don't form overly fragmented blends when splitting andChandler Carruth2014-11-131-61/+45
* [x86] Teach the new vector shuffle lowering about VBROADCAST andChandler Carruth2014-10-011-113/+83
* [x86] Update the exact FileCheck syntax of the 256-bit and 512-bitChandler Carruth2014-09-301-407/+407
* [x86] Fix the new vector shuffle lowering's use of VSELECT for AVX2Chandler Carruth2014-09-281-23/+23
* [x86] Fix terrible bugs everywhere in the new vector shuffle loweringChandler Carruth2014-09-271-14/+53
* [x86] Flip the sentinel values used in the target shuffle mask decodingChandler Carruth2014-09-271-6/+6
* [x86] Fix a moderately terrifying bug in the new 128-bit shuffle logicChandler Carruth2014-09-261-42/+62
* [x86] Teach the new vector shuffle lowering a fancier way to lowerChandler Carruth2014-09-251-113/+98
* [x86] Implement AVX2 support for v32i8 in the new vector shuffleChandler Carruth2014-09-251-211/+55
* [x86] More tweaks to the v32i8 test cases.Chandler Carruth2014-09-251-18/+52
* [x86] Re-work a bunch of the v32i8 test cases to actually involve byteChandler Carruth2014-09-251-188/+142
* [x86] Teach the instruction lowering to add comments describing constantChandler Carruth2014-09-241-40/+40
* [x86] Teach the rest of the 'target shuffle' machinery about blends andChandler Carruth2014-09-231-6/+6
* [x86] Teach the new shuffle lowering's blend functionality to use AVX2'sChandler Carruth2014-09-231-6/+6
* [x86] Introduce tests covering the gamut of 256-bit vector shuffling.Chandler Carruth2014-09-221-0/+1732
OpenPOWER on IntegriCloud