summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/fast-isel-vecload.ll
Commit message (Collapse)AuthorAgeFilesLines
* [CodeGen] Unify MBB reference format in both MIR and debug outputFrancis Visoiu Mistrih2017-12-041-139/+139
| | | | | | | | | | | | | | | | As part of the unification of the debug format and the MIR format, print MBB references as '%bb.5'. The MIR printer prints the IR name of a MBB only for block definitions. * find . \( -name "*.mir" -o -name "*.cpp" -o -name "*.h" -o -name "*.ll" \) -type f -print0 | xargs -0 sed -i '' -E 's/BB#" << ([a-zA-Z0-9_]+)->getNumber\(\)/" << printMBBReference(*\1)/g' * find . \( -name "*.mir" -o -name "*.cpp" -o -name "*.h" -o -name "*.ll" \) -type f -print0 | xargs -0 sed -i '' -E 's/BB#" << ([a-zA-Z0-9_]+)\.getNumber\(\)/" << printMBBReference(\1)/g' * find . \( -name "*.txt" -o -name "*.s" -o -name "*.mir" -o -name "*.cpp" -o -name "*.h" -o -name "*.ll" \) -type f -print0 | xargs -0 sed -i '' -E 's/BB#([0-9]+)/%bb.\1/g' * grep -nr 'BB#' and fix Differential Revision: https://reviews.llvm.org/D40422 llvm-svn: 319665
* [X86] Correct the alignments on the aligned test cases in ↵Craig Topper2017-10-281-24/+24
| | | | | | fast-isel-vecload.ll to make sure they test selection of aligned loads. llvm-svn: 316833
* [AVX-512] Teach fastisel load/store handling to use EVEX encoded ↵Craig Topper2016-09-051-80/+280
| | | | | | | | instructions for 128/256-bit vectors and scalar single/double. Still need to fix the register classes to allow the extended range of registers. llvm-svn: 280682
* [X86] Update fast-isel vector load test to have more 256 and 512-bit test ↵Craig Topper2016-09-051-82/+651
| | | | | | cases. Add a command line for SKX features too. llvm-svn: 280680
* [AVX512] Fix load opcode for fast isel.Igor Breger2016-06-071-0/+21
| | | | | | Differential Revision: http://reviews.llvm.org/D21067 llvm-svn: 272006
* [X86][FastIsel] Teach how to select vector load instructions.Andrea Di Biagio2015-03-261-0/+185
This patch teaches fast-isel how to select 128-bit vector load instructions. Added test CodeGen/X86/fast-isel-vecload.ll Differential Revision: http://reviews.llvm.org/D8605 llvm-svn: 233270
OpenPOWER on IntegriCloud