summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/avx512vl-vec-cmp.ll
Commit message (Expand)AuthorAgeFilesLines
* [X86] Add broadcast load folding patterns to the NoVLX compare patterns.Craig Topper2019-10-021-16/+8
* [X86] Stop swapping the operands of AVX512 setge.Craig Topper2018-02-191-22/+22
* Followup on Proposal to move MIR physical register namespace to '$' sigil.Puyan Lotfi2018-01-311-169/+169
* [X86] Make foldLogicOfSetCCs work better for vectors pre legal types/operationsCraig Topper2018-01-291-3/+1
* [X86] Add patterns for using masked vptestnmd for 256-bit vectors without VLX.Craig Topper2018-01-271-3/+2
* [X86] Add test to demonstrate missed opportunity to merge kand into testnm wh...Craig Topper2018-01-271-0/+27
* [X86] Remove X86ISD::PCMPGTM/PCMPEQM and instead just use X86ISD::PCMPM and p...Craig Topper2018-01-271-12/+12
* [X86] Make v2i1 and v4i1 legal types without VLXCraig Topper2018-01-071-107/+194
* [CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register.Francis Visoiu Mistrih2017-12-071-56/+56
* [CodeGen] Unify MBB reference format in both MIR and debug outputFrancis Visoiu Mistrih2017-12-041-96/+96
* [CodeGen] Print register names in lowercase in both MIR and debug outputFrancis Visoiu Mistrih2017-11-281-56/+56
* [AVX-512] Add pattern for selecting masked version of v8i32/v8f32 compare ins...Craig Topper2017-09-241-10/+7
* [X86][Haswell] Updating HSW instruction scheduling informationGadi Haber2017-08-281-2/+2
* [X86][AVX512] Regenerate AVX512VL comparison tests. Simon Pilgrim2017-07-091-253/+672
* [AVX-512] Teach two address instruction pass to replace masked move instructi...Craig Topper2017-01-141-96/+48
* [AVX-512] Remove patterns from the other VBLENDM instructions. They are all r...Craig Topper2017-01-071-48/+96
* [AVX-512] Add VPCMP instructions to the load folding tables and make them com...Craig Topper2016-09-091-12/+6
* [AVX-512] Add more integer vector comparison tests with loads. Some of these ...Craig Topper2016-09-091-0/+198
* [AVX512] Fix BLENDM lowering patterns. Operands should be swapped to match SE...Igor Breger2016-06-151-64/+32
* re-generate the tests using the update_llc_test_checks.py script Igor Breger2016-06-141-128/+205
* [opaque pointer type] Add textual IR support for explicit type parameter to l...David Blaikie2015-02-271-20/+20
* [AVX512] Enabling MIN/MAX lowering.Robert Khasanov2014-12-121-8/+8
* [SKX] Enable lowering of integer CMP operations.Robert Khasanov2014-08-291-0/+381
OpenPOWER on IntegriCloud