summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/avx512vl-intrinsics.ll
Commit message (Expand)AuthorAgeFilesLines
* [X86] Add new variadic avx512 compress/expand intrinsics that use vXi1 types ...Craig Topper2019-01-281-128/+168
* [X86] Add DAG combine to merge vzext_movl with the various fp<->int conversio...Craig Topper2019-01-261-20/+0
* [X86] Remove and autoupgrade vpmovqd/vpmovwb intrinsics using trunc+select.Craig Topper2019-01-211-16/+20
* [X86] Add ISD node for masked version of CVTPS2PH.Craig Topper2019-01-121-16/+16
* [X86] Add ISD nodes for masked truncate so we can properly represent when the...Craig Topper2019-01-121-226/+226
* [X86] Disable DomainReassignment pass when AVX512BW is disabled to avoid inje...Craig Topper2019-01-101-12/+24
* [X86] Auto upgrade XOP/AVX512 rotation intrinsics to generic funnel shift int...Simon Pilgrim2018-12-201-584/+0
* [X86] Merge the FR128 and VR128 regclass since they have identical spill and ...Craig Topper2018-07-161-52/+52
* [X86] Add custom execution domain fixing for 128/256-bit integer logic operat...Craig Topper2018-07-151-16/+16
* [X86] Remove all of the avx512 masked packed fma intrinsics. Use llvm.fma or ...Craig Topper2018-07-061-247/+395
* [X86] Cleanup some of the avx512 masked fma tests to prepare for removing and...Craig Topper2018-07-061-931/+299
* [X86] Remove masking from avx512 rotate intrinsics. Use select in IR instead.Craig Topper2018-06-301-176/+264
* [X86] Rename the autoupgraded of packed fp compare and fpclass intrinsics tha...Craig Topper2018-06-271-8/+8
* [X86] Lowering sqrt intrinsics to native IRTomasz Krupa2018-06-151-37/+0
* [X86] Remove and autoupgrade the expandload and compressstore intrinsics.Craig Topper2018-06-111-720/+0
* [X86][AVX512] Cleanup intrinsics testsSimon Pilgrim2018-06-031-2483/+5630
* [X86] Add isel patterns to use vexpand with zero masking when the passthru va...Craig Topper2018-06-011-16/+8
* [X86] Expand the testing of expand and compress intrinsicsCraig Topper2018-06-011-144/+781
* [X86] Remove masked vpermi2var/vpermt2var intrinsics and autoupgrade.Craig Topper2018-05-291-44/+220
* [X86] Converge X86ISD::VPERMV3 and X86ISD::VPERMIV3 to a single opcode.Craig Topper2018-05-281-8/+8
* [X86] Remove 128/256-bit cvtdq2ps, cvtudq2ps, cvtqq2pd, cvtuqq2pd intrinsics.Craig Topper2018-05-211-32/+0
* [X86] Remove masking from vpternlog intrinsics. Use a select in IR instead.Craig Topper2018-05-211-40/+58
* [X86] Remove mask arguments from permvar builtins/intrinsics. Use a select in...Craig Topper2018-05-201-14/+26
* [X86] Remove and autoupgrade masked vpermd/vpermps intrinsics.Craig Topper2018-05-131-40/+0
* [X86] Remove some unused masked conversion intrinsics that can be replaced wi...Craig Topper2018-05-121-144/+0
* [X86] Cleanup WriteFStore/WriteVecStore schedulesSimon Pilgrim2018-05-091-2/+2
* [X86] Split WriteVecShift/WriteVarVecShift into MMX, XMM and YMM/ZMM schedule...Simon Pilgrim2018-05-031-8/+8
* [X86] Remove the pmuldq/pmuldq intrinsics and replace with native IR.Craig Topper2018-04-131-428/+0
* [X86] Add comments to the end of FMA3 instructions to make the operation clearCraig Topper2018-03-101-0/+122
* [X86] Teach EVEX->VEX pass to turn VRNDSCALE into VROUND when bits 7:4 of the...Craig Topper2018-02-131-1/+1
* [X86] Change signatures of avx512 packed fp compare intrinsics to return a vX...Craig Topper2018-02-101-16/+23
* Followup on Proposal to move MIR physical register namespace to '$' sigil.Puyan Lotfi2018-01-311-4/+4
* [CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register.Francis Visoiu Mistrih2017-12-071-4/+4
* [CodeGen] Unify MBB reference format in both MIR and debug outputFrancis Visoiu Mistrih2017-12-041-353/+353
* [CodeGen] Print register names in lowercase in both MIR and debug outputFrancis Visoiu Mistrih2017-11-281-4/+4
* [X86] test/testn intrinsics lowering to IR. llvm part.Uriel Korach2017-11-131-154/+0
* [x86][AVX512] Lowering shuffle i/f intrinsics to LLVM IRJina Nahias2017-11-131-82/+0
* [X86] Teach EVEX->VEX pass to turn SHUFI32X4/SHUFF32X4/SHUFI64X/SHUFF64X2 int...Craig Topper2017-11-041-6/+6
* [x86] Lowering Mask Set1 intrinsics to LLVM IRJina Nahias2017-09-191-79/+0
* [X86] [PATCH] [intrinsics] Lowering X86 ABS intrinsics to IR. (llvm)Uriel Korach2017-09-131-64/+0
* [AVX512] Remove and autoupgrade many of the broadcast intrinsicsCraig Topper2017-08-111-74/+0
* [X86] SET0 to use XMM registers where possible PR26018 PR32862Dinar Temirbulatov2017-08-031-4/+4
* [AVX-512] Remove and autoupgrade the masked integer compare intrinsicsCraig Topper2017-06-221-780/+0
* Add LiveRangeShrink pass to shrink live range within BB.Dehao Chen2017-05-311-14/+14
* Revert r302938 "Add LiveRangeShrink pass to shrink live range within BB."Hans Wennborg2017-05-181-14/+14
* Add LiveRangeShrink pass to shrink live range within BB.Dehao Chen2017-05-121-14/+14
* [AVX-512] Fix accidental uses of AH/BH/CH/DH after copies to/from mask registersCraig Topper2017-03-281-581/+593
* [AVX-512] Fix the execution domain on some instructions.Craig Topper2017-02-251-4/+4
* [AVX-512] Remove 128/256-bit masked fp max/min intrinsics. Upgrade them to le...Craig Topper2017-02-181-28/+48
* [X86][SSE] Attempt to break register dependencies during lowerBuildVectorSimon Pilgrim2017-02-091-16/+16
OpenPOWER on IntegriCloud