summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/X86/avx512-mov.ll
Commit message (Expand)AuthorAgeFilesLines
* [X86] Use vptestm/vptestnm for comparisons with zero to avoid creating a zero...Craig Topper2018-01-271-16/+8
* [CodeGen] Unify MBB reference format in both MIR and debug outputFrancis Visoiu Mistrih2017-12-041-47/+47
* [X86] Enable extended comparison predicate support for SETUEQ/SETONE when tar...Craig Topper2017-10-091-16/+8
* [X86] SET0 to use XMM registers where possible PR26018 PR32862Dinar Temirbulatov2017-08-031-16/+16
* X86: Do not use llc -march in tests.Matthias Braun2017-08-021-1/+1
* [X86][AVX512] Add missing entries to EVEX2VEX tablesAyman Musa2017-03-071-1/+1
* [AVX-512] Remove patterns from the other VBLENDM instructions. They are all r...Craig Topper2017-01-071-8/+8
* This is a large patch for X86 AVX-512 of an optimization for reducing code si...Gadi Haber2016-12-281-14/+14
* [X86][SSE] Fix domains for VZEXT_LOAD type instructionsSimon Pilgrim2016-12-151-3/+3
* [AVX-512] Fix duplicate column in AVX512 execution dependency table that was ...Craig Topper2016-08-011-8/+8
* [AVX512] Add initial support for the Execution Domain fixing pass to change s...Craig Topper2016-07-221-4/+4
* [AVX512] Fix BLENDM lowering patterns. Operands should be swapped to match SE...Igor Breger2016-06-151-8/+8
* re-generate the tests using the update_llc_test_checks.py script Igor Breger2016-06-141-141/+235
* [opaque pointer type] Add textual IR support for explicit type parameter to l...David Blaikie2015-02-271-30/+30
* [AVX512] Added load/store instructions to Register2Memory opcode tables.Robert Khasanov2014-08-061-0/+293
* [x86] Rip out some broken test cases for avx512 i1 store support.Chandler Carruth2014-07-231-29/+0
* AVX-512: store and truncstore for i1 valuesElena Demikhovsky2014-04-221-3/+22
* AVX-512: insert element to mask vector; store i1 dataElena Demikhovsky2014-04-091-0/+9
* AVX-512: Removed "z" suffix from AVX-512 instructions, since it is incompatib...Elena Demikhovsky2013-12-111-16/+16
* AVX-512: aligned / unaligned load and store for 512-bit integer vectors.Elena Demikhovsky2013-10-221-0/+28
* AVX-512: fixed a bug in getLoadStoreRegOpcode() for AVX-512 targetElena Demikhovsky2013-10-021-0/+9
* AVX-512: Added X86vzmovl patternsElena Demikhovsky2013-10-011-0/+16
* AVX-512: Added more patterns for VMOVSS, VMOVSD, VMOVD, VMOVQElena Demikhovsky2013-08-201-0/+27
* AVX-512: Added VMOVD, VMOVQ, VMOVSS, VMOVSD instructions.Elena Demikhovsky2013-08-181-0/+75
OpenPOWER on IntegriCloud