summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/Thumb2/mve-bitarith.ll
Commit message (Collapse)AuthorAgeFilesLines
* [ARM] MVE vector for 64bit typesDavid Green2019-07-151-0/+65
| | | | | | | | | | | | We need to make sure that we are sensibly dealing with vectors of types v2i64 and v2f64, even if most of the time we cannot generate native operations for them. This mostly adds a lot of testing, plus fixes up a couple of the issues found. And, or and xor can be legal for v2i64, and shifts combining needs a slight fixup. Differential Revision: https://reviews.llvm.org/D64316 llvm-svn: 366106
* [ARM] MVE patterns for VMVN, VORR and VBICDavid Green2019-07-051-0/+95
| | | | | | | | This add simple Q register forms of bitwise not instructions. Differential Revision: https://reviews.llvm.org/D63983 llvm-svn: 365214
* [ARM] MVE bitwise instruction patternsDavid Green2019-07-041-0/+95
This adds patterns for the simpler VAND, VORR and VEOR bitwise vector instructions. It also adjusts the top16Zero PatLeaf to not match on vector instructions, which can otherwise cause problems. Code written by David Sherwood. Differential Revision: https://reviews.llvm.org/D63867 llvm-svn: 365113
OpenPOWER on IntegriCloud