summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/Thumb2
Commit message (Expand)AuthorAgeFilesLines
* [ARM][VecReduce] Force expand vector_reduce_fminDavid Green2020-02-051-0/+2264
* [ARM] Reegenerate MVE tests. NFCDavid Green2020-01-157-123/+309
* [ARM][MVE] VTP Block Pass fixSjoerd Meijer2020-01-141-0/+88
* [ARM][LowOverheadLoops] Allow all MVE instrs.Sam Parker2020-01-142-0/+494
* [ARM][LowOverheadLoops] Change predicate inspectionSam Parker2020-01-141-0/+230
* [ARM][Thumb2] Fix ADD/SUB invalid writes to SPDiogo Sampaio2020-01-146-6/+90
* [ARM][MVE] Disallow VPSEL for tail predicationSam Parker2020-01-145-0/+1183
* [ARM][MVE] Masked gathers from base + vector of offsetsAnna Welker2020-01-147-83/+976
* [TargetLowering][ARM][X86] Change softenSetCCOperands handling of ONE to avoi...Craig Topper2020-01-101-6/+6
* Reverting, broke some bots. Need further investigation.Diogo Sampaio2020-01-105-80/+6
* [ARM][Thumb2] Fix ADD/SUB invalid writes to SPDiogo Sampaio2020-01-105-6/+80
* [ARM][MVE] MVE-I should not be disabled by -mfpu=noneMomchil Velikov2020-01-095-5/+5
* Revert "[ARM][LowOverheadLoops] Update liveness info"Sam Parker2020-01-0913-103/+108
* [ARM][LowOverheadLoops] Update liveness infoSam Parker2020-01-0913-108/+103
* [ARM,MVE] Intrinsics for variable shift instructions.Simon Tatham2020-01-081-0/+1338
* [ARM,MVE] Intrinsics for partial-overwrite imm shifts.Simon Tatham2020-01-081-0/+1270
* [ARM][MVE] Enable masked gathers from vector of pointersAnna Welker2020-01-084-0/+2097
* [NFC][ARM] Update testsSam Parker2020-01-086-142/+283
* [ARM][MVE] Renamed VPT Block tests and files to something more informative. NFCSjoerd Meijer2020-01-078-27/+27
* [ARM][MVE] VPT Blocks: findVCMPToFoldIntoVPSSjoerd Meijer2020-01-072-0/+203
* [ARM] Use the correct opcodes for Thumb2 segmented stack frame loweringDavid Green2020-01-061-25/+61
* [ARM,MVE] Fix many signedness errors in MVE intrinsics.Simon Tatham2020-01-0614-207/+207
* [ARM,MVE] Support -ve offsets in gather-load intrinsics.Simon Tatham2020-01-061-24/+24
* [ARM,MVE] Generate the right instruction for vmaxnmq_m_f16.Simon Tatham2020-01-062-4/+4
* [ARM] Use isFMAFasterThanFMulAndFAdd for scalars as well as MVE vectorsDavid Green2020-01-052-2/+2
* [TargetLowering] SimplifyDemandedBits - call SimplifyMultipleUseDemandedBits ...Simon Pilgrim2020-01-043-55/+53
* [DAGCombine][X86][Thumb2/LowOverheadLoops] `A - (A & C)` -> `A & (~C)` fold (...Roman Lebedev2020-01-033-33/+23
* [ARM][NFC] Update MIR testSam Parker2020-01-031-23/+40
* [DAGCombine] Initialize the default operation action for SIGN_EXTEND_INREG fo...QingShan Zhang2020-01-031-2/+100
* [ARM] Add +mve feature to mve tests. NFCDavid Green2020-01-013-3/+3
* [ARM][Thumb][FIX] Add unwinding information to t4Diogo Sampaio2019-12-301-0/+15
* [ARM] Sink splat to ICmpDavid Green2019-12-303-188/+181
* [ARM] MVE sink ICmp test. NFCDavid Green2019-12-301-0/+627
* [ARM][THUMB2] Allow emitting T3 types of add and subDiogo Sampaio2019-12-302-3/+2
* Migrate function attribute "no-frame-pointer-elim"="false" to "frame-pointer"...Fangrui Song2019-12-249-9/+9
* Migrate function attribute "no-frame-pointer-elim-non-leaf" to "frame-pointer...Fangrui Song2019-12-241-2/+2
* Migrate function attribute "no-frame-pointer-elim" to "frame-pointer"="all" a...Fangrui Song2019-12-246-16/+16
* [ARM][MVE] Fixes for tail predication.Sam Parker2019-12-204-0/+540
* [ARM][MVE] Tail predicate in the presence of vcmpSam Parker2019-12-204-82/+981
* [ARM][MVE][Intrinsics] All vqdmulhq/vqrdmulhq tests should be for signed numb...Mark Murray2019-12-132-12/+12
* [ARM][MVE] Add vector reduction intrinsics with two vector operandsMikhail Maltsev2019-12-133-0/+2075
* [ARM][MVE] Add intrinsics for more immediate shifts.Simon Tatham2019-12-131-0/+1078
* [ARM][MVE][Intrinsics] Add *_x() variants of my *_m() intrinsics.Mark Murray2019-12-1319-237/+1301
* [ARM][MVE] Sink vector shift operandSam Parker2019-12-122-18/+434
* Revert "[ARM][MVE] Sink vector shift operand"Sam Parker2019-12-122-434/+18
* [ARM][MVE] Sink vector shift operandSam Parker2019-12-122-18/+434
* [ARM][NFC] Change test to use CHECK-NEXTDiogo Sampaio2019-12-111-91/+93
* [ARM][LowOverheadLoops] Remove dead loop update instructions.Sjoerd Meijer2019-12-116-6/+516
* [ARM][MVE] Add intrinsics for immediate shifts. (reland)Simon Tatham2019-12-111-0/+398
* [ARM][MVE] Refactor complex vector intrinsics [NFCI]Mikhail Maltsev2019-12-101-66/+66
OpenPOWER on IntegriCloud