summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/Thumb/tbb-reuse.mir
Commit message (Expand)AuthorAgeFilesLines
* [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir...Guillaume Chatelet2019-09-111-1/+1
* Followup on Proposal to move MIR physical register namespace to '$' sigil.Puyan Lotfi2018-01-311-41/+41
* [CodeGen] Always use `printReg` to print registers in both MIR and debugFrancis Visoiu Mistrih2017-11-301-17/+17
* ARM: Fix cases where CSI Restored bit is not clearedMatthias Braun2017-09-281-1/+1
* [Thumb-1] TBB generation: spot redefinitions of index registerJames Molloy2017-02-131-0/+151
OpenPOWER on IntegriCloud