summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/PowerPC
Commit message (Expand)AuthorAgeFilesLines
* [PPC64LE] Remove unnecessary swaps from lane-insensitive vector computationsBill Schmidt2015-04-273-2/+147
* [PowerPC] Use sync inst alias when printingHal Finkel2015-04-233-10/+8
* [PowerPC] Enable printing instructions using aliasesHal Finkel2015-04-2336-150/+155
* Re-commit r235560: Switch lowering: extract jump tables and bit tests before ...Hans Wennborg2015-04-233-46/+90
* Revert r235560; this commit was causing several failed assertions in Debug bu...Aaron Ballman2015-04-233-90/+46
* Switch lowering: extract jump tables and bit tests before building binary tre...Hans Wennborg2015-04-223-46/+90
* [DAGCombine] Disable select(c, load,load) for indexed loadsHal Finkel2015-04-221-0/+63
* Refactoring and enhancement to FMA combine.Olivier Sallenave2015-04-202-31/+187
* [InlineAsm] Remove EarlyClobber on registers that are also inputsHal Finkel2015-04-201-0/+155
* [opaque pointer type] Add textual IR support for explicit type parameter to t...David Blaikie2015-04-1636-98/+98
* Revert the switch lowering change (r235101, r235103, r235106)Hans Wennborg2015-04-162-56/+45
* Switch lowering: extract jump tables and bit tests before building binary tre...Hans Wennborg2015-04-162-45/+56
* Update tests to not be as dependent on section numbers.Rafael Espindola2015-04-152-3/+3
* [PowerPC] Really iterate over all loops in PPCLoopDataPrefetch/PPCLoopPreIncPrepHal Finkel2015-04-121-0/+48
* [PowerPC] Disable part-word atomics on the P7Hal Finkel2015-04-111-16/+16
* Add direct moves to/from VSR and exploit them for FP/INT conversionsNemanja Ivanovic2015-04-111-0/+426
* [PowerPC] Fix PPCLoopPreIncPrep for depth > 1 loopsHal Finkel2015-04-111-0/+52
* [PowerPC] Prefetching should also consider depth > 1 loopsHal Finkel2015-04-101-0/+66
* [PowerPC] Don't crash on PPC32 i64 fp_to_uint on modern coresHal Finkel2015-04-101-0/+23
* Add LLVM support for remaining integer divide and permute instructions from I...Nemanja Ivanovic2015-04-092-0/+85
* Revert "Refactoring and enhancement to FMA combine."Rafael Espindola2015-04-092-161/+9
* Refactoring and enhancement to FMA combine.Olivier Sallenave2015-04-092-9/+161
* Strip trailing whitespace and reword explanatory comment.Eric Christopher2015-04-041-10/+5
* [PowerPC] Enable splat generation for BUILD_VECTOR with little endianBill Schmidt2015-04-031-4/+2
* [DAGCombiner] Combine shuffles of BUILD_VECTOR and SCALAR_TO_VECTORSimon Pilgrim2015-04-031-46/+11
* [PowerPC] FastISel can't handle i1 return values when using CR bitsHal Finkel2015-04-011-0/+37
* [PowerPC] Don't use a vector preferred memory type at -O0Hal Finkel2015-03-311-0/+9
* [SDAG] Handle non-integer preferred memset types for non-constant valuesHal Finkel2015-03-312-0/+63
* DebugInfo: Fix bad debug info for compile units and typesDuncan P. N. Exon Smith2015-03-271-1/+1
* Complete the MachineScheduler fix made way back in r210390.Andrew Trick2015-03-271-4/+4
* Testcase for r233239.Eric Christopher2015-03-261-0/+32
* Add Hardware Transactional Memory (HTM) SupportKit Barton2015-03-251-0/+125
* [SDAG] Don't widen VSETCC during type legalization for split operandsHal Finkel2015-03-231-0/+40
* Remove the bare getSubtargetImpl call from the PPC port. As partEric Christopher2015-03-211-0/+43
* Fix a nasty bug in DAGCombine of STORE nodes.Owen Anderson2015-03-191-1/+1
* Note that we don't support COFF on PPC.Rafael Espindola2015-03-191-0/+4
* Fix R0 use in PowerPC VSX store for FastIsel.Samuel Antao2015-03-171-0/+33
* Use createTempSymbol to avoid collisions instead of an ad hoc method.Rafael Espindola2015-03-172-8/+8
* Add a bunch of CHECK missing colons in tests. NFC.Ahmed Bougacha2015-03-141-3/+3
* [opaque pointer type] Add textual IR support for explicit type parameter to g...David Blaikie2015-03-1341-219/+219
* Add support for part-word atomics for PPCNemanja Ivanovic2015-03-101-0/+54
* Change the generation of the vmuluwm instruction to be based on the MUL opcode.Kit Barton2015-03-102-5/+6
* Use the correct func begin symbol in all places in ppc.Rafael Espindola2015-03-052-3/+4
* Use the generic Lfunc_begin label on ppc.Rafael Espindola2015-03-055-25/+89
* While reviewing the changes to Clang to add builtin support for the vsld, vsr...Kit Barton2015-03-051-5/+8
* Add LLVM support for PPC cryptography builtinsNemanja Ivanovic2015-03-041-0/+275
* Use the vanilla func_end symbol for .size.Rafael Espindola2015-03-042-2/+2
* Add the following 64-bit vector integer arithmetic instructions added in POWER8:Kit Barton2015-03-035-0/+428
* DebugInfo: Move new hierarchy into placeDuncan P. N. Exon Smith2015-03-033-423/+423
* Regenerated test case from pr 230801 for change in LLVM IR syntaxBill Schmidt2015-02-271-0/+78
OpenPOWER on IntegriCloud