summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/NVPTX/convert-int-sm20.ll
Commit message (Collapse)AuthorAgeFilesLines
* [NVPTX] Rename registers %fl -> %fd and %rl -> %rdJustin Holewinski2014-07-161-4/+4
| | | | | | This matches the internal behavior of NVIDIA tools like libnvvm. llvm-svn: 213168
* [NVPTX] Calling conventions fixJustin Holewinski2013-06-281-4/+4
| | | | | | | | Fix ABI handling for function returning bool -- use st.param.b32 to return the value and use ld.param.b32 in caller to load the return value. llvm-svn: 185177
* This patch adds a new NVPTX back-end to LLVM which supports code generation ↵Justin Holewinski2012-05-041-0/+64
for NVIDIA PTX 3.0. This back-end will (eventually) replace the current PTX back-end, while maintaining compatibility with it. The new target machines are: nvptx (old ptx32) => 32-bit PTX nvptx64 (old ptx64) => 64-bit PTX The sources are based on the internal NVIDIA NVPTX back-end, and contain more functionality than the current PTX back-end currently provides. NV_CONTRIB llvm-svn: 156196
OpenPOWER on IntegriCloud