summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/Mips
Commit message (Collapse)AuthorAgeFilesLines
* Support PIC loading of constant pool entriesBruno Cardoso Lopes2009-11-251-1/+1
| | | | llvm-svn: 89863
* Unbreak test, Bruno please check.Daniel Dunbar2009-11-191-1/+1
| | | | llvm-svn: 89329
* - Add sugregister logic to handle f64=(f32,f32).Bruno Cardoso Lopes2009-11-191-2/+1
| | | | | | | | | | | | - Support mips1 like load/store of doubles: Instead of: sdc $f0, X($3) Generate: swc $f0, X($3) swc $f1, X+4($3) llvm-svn: 89322
* xfail for now. It has been failing.Evan Cheng2009-11-161-0/+1
| | | | llvm-svn: 88892
* - Fix a small bug while handling target constant pools (one param was missing).Bruno Cardoso Lopes2009-11-161-0/+10
| | | | | | | | | | | | | | | - Add a smarter constant pool loading, instead of: lui $2, %hi($CPI1_0) addiu $2, $2, %lo($CPI1_0) lwc1 $f0, 0($2) Generate: lui $2, %hi($CPI1_0) lwc1 $f0, %lo($CPI1_0)($2) llvm-svn: 88886
* Eliminate more uses of llvm-as and llvm-dis.Dan Gohman2009-09-0926-27/+27
| | | | llvm-svn: 81293
* Remove obsolete -f flags.Dan Gohman2009-08-2512-13/+13
| | | | llvm-svn: 79992
* reintroduce support for Mips "small" section handling. This is Chris Lattner2009-08-131-0/+32
| | | | | | | implemented somewhat differently than before, but it should have the same functionality and the previous testcase passes again. llvm-svn: 78900
* Pass target triple string in to TargetMachine constructor.Daniel Dunbar2009-08-031-1/+1
| | | | | | | | | | | | | | | | | | | | | | | | | | This is not just a matter of passing in the target triple from the module; currently backends are making decisions based on the build and host architecture. The goal is to migrate to making these decisions based off of the triple (in conjunction with the feature string). Thus most clients pass in the target triple, or the host triple if that is empty. This has one important change in the way behavior of the JIT and llc. For the JIT, it was previously selecting the Target based on the host (naturally), but it was setting the target machine features based on the triple from the module. Now it is setting the target machine features based on the triple of the host. For LLC, -march was previously only used to select the target, the target machine features were initialized from the module's triple (which may have been empty). Now the target triple is taken from the module, or the host's triple is used if that is empty. Then the triple is adjusted to match -march. The take away is that -march for llc is now used in conjunction with the host triple to initialize the subtarget. If users want more deterministic behavior from llc, they should use -mtriple, or set the triple in the input module. llvm-svn: 77946
* Remove SectionKind::Small*. This was only used on mips, and is apparentlyChris Lattner2009-07-241-32/+0
| | | | | | a sad mistake that is regretted. :) llvm-svn: 76935
* Revert commit 76707, it was breaking the llvm-gcc buildDuncan Sands2009-07-221-6/+3
| | | | | | | | on linux platforms. The binutils assembler does not recognize the "s" flag, see for example http://sourceware.org/binutils/docs/as/Section.html llvm-svn: 76733
* set the ELF "small" flag on objects that end up in .rodata.cst4 consistently,Chris Lattner2009-07-221-3/+6
| | | | | | updating a mips testcase to expect it. llvm-svn: 76707
* Split the Add, Sub, and Mul instruction opcodes into separateDan Gohman2009-06-045-9/+9
| | | | | | | | | | | | | | | integer and floating-point opcodes, introducing FAdd, FSub, and FMul. For now, the AsmParser, BitcodeReader, and IRBuilder all preserve backwards compatability, and the Core LLVM APIs preserve backwards compatibility for IR producers. Most front-ends won't need to change immediately. This implements the first step of the plan outlined here: http://nondot.org/sabre/LLVMNotes/IntegerOverflow.txt llvm-svn: 72897
* This looks like it passes now.Bill Wendling2009-05-271-1/+0
| | | | llvm-svn: 72485
* Add the private linkage.Rafael Espindola2009-01-151-0/+21
| | | | llvm-svn: 62279
* The list-td and list-tdrr schedulers don't yet support physregDan Gohman2009-01-131-0/+1
| | | | | | | | | | | scheduling dependencies. Add assertion checks to help catch this. It appears the Mips target defaults to list-td, and it has a regression test that uses a physreg dependence. Such code was liable to be miscompiled, and now evokes an assertion failure. llvm-svn: 62177
* Fix PR2667: add soft float support for sint_to_fp/uint_to_fpDuncan Sands2008-11-101-0/+55
| | | | | | | where the argument is an apint, or smaller than the minimum size for which there is a libcall (i32). llvm-svn: 58994
* Turn on LegalizeTypes, the new type legalizationDuncan Sands2008-10-2718-26/+18
| | | | | | | codegen infrastructure, by default. Please report any breakage to the mailing lists. llvm-svn: 58232
* FIX PR2794. Make sure SIGN_EXTEND_INREG nodes introduced by ↵Evan Cheng2008-10-131-0/+29
| | | | | | LegalizeSetCCOperands are leglized. Patch by Richard Pennington. llvm-svn: 57460
* Added testcase for bswap allegrexel intrinsicBruno Cardoso Lopes2008-09-151-0/+12
| | | | llvm-svn: 56225
* Support added for ctlz intrinsic, test case added.Bruno Cardoso Lopes2008-08-081-0/+12
| | | | llvm-svn: 54516
* [Last] Batch 7 of Mips CodeGen testsBruno Cardoso Lopes2008-08-083-0/+40
| | | | llvm-svn: 54512
* Batch 6 of Mips CodeGen testsBruno Cardoso Lopes2008-08-083-0/+52
| | | | llvm-svn: 54511
* Batch 5 of Mips CodeGen testsBruno Cardoso Lopes2008-08-083-0/+43
| | | | llvm-svn: 54510
* Batch 4 of Mips CodeGen testsBruno Cardoso Lopes2008-08-083-0/+65
| | | | llvm-svn: 54509
* Batch 3 of Mips CodeGen testsBruno Cardoso Lopes2008-08-083-0/+87
| | | | llvm-svn: 54508
* Batch 2 of Mips CodeGen testsBruno Cardoso Lopes2008-08-083-0/+39
| | | | llvm-svn: 54507
* Batch 1 of Mips CodeGen tests, more coming...Bruno Cardoso Lopes2008-08-084-0/+61
I had a lot of simple local codegen tests and they are now ready to be placed in test/CodeGen. llvm-svn: 54506
OpenPOWER on IntegriCloud