summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/Lanai
Commit message (Expand)AuthorAgeFilesLines
* [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir...Guillaume Chatelet2019-09-111-9/+9
* [SDAG] commute setcc operands to match a subtractSanjay Patel2019-07-101-5/+5
* [Lanai] auto-generate complete test checks; NFCSanjay Patel2019-06-281-21/+96
* [lit] Delete empty lines at the end of lit.local.cfg NFCFangrui Song2019-06-171-1/+0
* [DAGCombine][X86][AArch64][MIPS][LANAI] (C - x) - y -> C - (x + y) fold (PR...Roman Lebedev2019-06-041-7/+7
* UpdateTestChecks: Lanai triple supportRoman Lebedev2019-05-291-41/+130
* [AsmPrinter] refactor to support %c w/ GlobalAddress'Nick Desaulniers2019-04-261-0/+26
* [Targets] Add errors for tiny and kernel codemodel on targets that don't supp...David Green2018-12-071-0/+5
* Remove SETCCE use from Lanai's backendAmaury Sechet2018-06-031-24/+48
* Followup on Proposal to move MIR physical register namespace to '$' sigil.Puyan Lotfi2018-01-311-150/+150
* [CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register.Francis Visoiu Mistrih2017-12-071-1/+1
* [CodeGen] Print "%vreg0" as "%0" in both MIR and debug outputFrancis Visoiu Mistrih2017-11-301-1/+1
* MIR: Print the register class or bank in vreg defsJustin Bogner2017-10-241-84/+84
* CodeGen: Rename DEBUG_TYPE to match passnamesMatthias Braun2017-05-251-1/+1
* [lanai] Add computeKnownBitsForTargetNode for Lanai.Jacques Pienaar2017-05-091-0/+48
* Add extra operand to CALLSEQ_START to keep frame part set up previouslySerge Pavlov2017-05-091-2/+2
* [lanai] Simplify small section check in LowerGlobalAddress and treat ldata se...Jacques Pienaar2016-12-151-0/+14
* Move .mir tests to appropriate directoriesMatthias Braun2016-12-091-0/+678
* [lanai] Custom lowering of SHL_PARTSJacques Pienaar2016-12-021-0/+24
* [lanai] Manually match 0/-1 with R0/R1.Jacques Pienaar2016-11-291-4/+4
* Add a REQUIRES: assert on a Lanai test that uses a -debug-only flagEli Bendersky2016-07-291-1/+2
* [lanai] Use peephole optimizer to generate more conditional ALU operations.Jacques Pienaar2016-07-072-170/+109
* [lanai] Change reloc to use PIC_ by default and cleanup.Jacques Pienaar2016-05-201-8/+3
* [lanai] Add subword scheduling itineraries.Jacques Pienaar2016-04-201-0/+29
* [lanai] Add lowering for SETCCE i32.Jacques Pienaar2016-04-192-1/+109
* [lanai] Add custom lowering for SRL_PARTS i32.Jacques Pienaar2016-04-141-0/+12
* [lanai] Add areMemAccessesTriviallyDisjoint, getMemOpBaseRegImmOfs and getMem...Jacques Pienaar2016-04-141-0/+55
* [lanai] LanaiSetflagAluCombiner more conservativeJacques Pienaar2016-04-051-3/+47
* [lanai] Add Lanai backend.Jacques Pienaar2016-03-2813-0/+746
OpenPOWER on IntegriCloud