summaryrefslogtreecommitdiffstats
path: root/llvm/test/CodeGen/Hexagon/regalloc-bad-undef.mir
Commit message (Expand)AuthorAgeFilesLines
* Followup on Proposal to move MIR physical register namespace to '$' sigil.Puyan Lotfi2018-01-311-23/+23
* [MachineOperand][MIR] Add isRenamable to MachineOperand.Geoff Berry2017-12-121-1/+1
* [Hexagon] New HVX target features.Sumanth Gundapaneni2017-10-181-1/+1
* Add extra operand to CALLSEQ_START to keep frame part set up previouslySerge Pavlov2017-05-091-4/+4
* [Hexagon] Separate Hexagon subreg indices for different register classesKrzysztof Parzyszek2016-11-091-9/+9
* Missed a test in my last commitMatthias Braun2016-08-241-1/+0
* Create subranges for new intervals resulting from live interval splittingKrzysztof Parzyszek2016-08-241-0/+205
OpenPOWER on IntegriCloud